## TECHNICAL MANUAL

OPERATION'S, ORGANIZATIONAL DIRECT SUPPORT AND GENERAL SUPPORT MAINTENANCE

FOR

## TELEGRAPH DATA ANALYZتR TS-3378/G <br> (STELMA MODEL DMS 303A) <br> (NSN 6625-00-214-8400)

## WARNING

Be extremely careful when troubleshooting or repairing the internal power supply of the TS-3378/G. AC line voltage of 115 or 230 volts is present at the power supply. Serious injury or death may result if safety precautions are not observed.

TM 11-6625-2812-14

## TECHNICAL MANUAL)

)

No. 11-6625-2812-14)

HEADQUARTERS
DEPARTMENT OF THE ARMY

OPERATOR'S, ORGANIZATIONAL, DIRECT SUPPORT, AND GENERAL SUPPORT MAINTENANCE FOR
TELEGRAPH DATA ANALYZER TS-3378/G
(STELMA MODEL DMS 303A)
(NSN 6625-00-214-8420)

## REPORTING OF ERRORS

You can improve this manual by recommending improvements using DA Form 2028-2 (Test) located in the back of the manual. Simply tear out the self-addressed form, fill it out as shown on the sample, fold it where shown, and drop it in the mail.

If there are no blank DA Forms 2028-2 (Test) in the back of your manual, use the standard DA Form 2028 (Recommended Changes to Publications and Blank Forms) and forward to the Commander, US Army Communications and Electronics Materiel Readiness Command, ATTN: DRSEL-MA-1, Fort Monmouth, NJ 07703.

In either case a reply will be furnished direct to you.

This manual is an authentication of the manufacturer's commercial literature which, through usage, has been found to cover the data required to operate and maintain this equipment. Since the manual was not prepared in accordance with military specifications and AR 310-3, the format has not been structured to consider levels of maintenance.

## TABLE OF CONTENTS

0 INTRODUCTION ..... 1
1 GENERAL ..... 2
(A) Electrical Description ..... 2
(B) Equipment Description ..... 3
(C) Performance Specifications ..... 6
(D) Description of Controls and Indicators ..... 8
(E) Installation ..... 13
(F) Adjustments Required After Shipping ..... 16
2 GPERATION ..... 17
(A) Circuit Connections ..... 17
(B) Operating Procedures ..... 17
3 PRINCIPLES OF OPERATION ..... 24
(A) General ..... 24
(B) Simplified Block Diagram Analysis ..... 24
(C) Detailed Block Diagram Analysis ..... 26
(D) Logic Diagram Analysis ..... 31
(E) Power Supply Circuits ..... 49
4 MAINTENANCE ..... 65
(A) Required Test Equipment ..... 65
(B) Performance Tests ..... 65
(C) Troubleshooting ..... 73
(D) Adjustments ..... 73
(E) Repair ..... 75
(F) Field Installation of Optional PC-Cares A3 and A4 ..... 77
(G) Field Installation of Optional Crystals ..... 77
APENDIX A ..... A-1
APPENDIX B ..... B-1

## LIST OF ILLUSTRATIONS

Number Title Page
1 Front View-DMS-303A Analyzer ..... 2
2 Rear View-DMS-303A Analyzer ..... 3
3 Outline Drawing-Analyzer and Portable Case ..... 4
4 Front View-AnaIyzer Controls and Indicators ..... 8
5 Strapping ..... 15
6
Connections ..... 18
7 Simplified Block Diagram ..... 25
8
Over-All Timing, Synchronous Distortion Measurement ..... 27
9 Over-All Timing, Start-Stop Distortion Measurement ..... 28
10 Over-All Timing, Parity Error Detection. ..... 29
11 Over-All Timing, Bit Error Detection ..... 30
12 Logic Standards ..... 31
13 Input Network Timing ..... 32
14 Time Base, Divide-By-Three Function ..... 33
15 Sync Network Timing, Synchronous ..... 35
16 Sync Network Timing, Start-Stop ..... 36
17 Decade Timing ..... 38
18 Distortion Counter Timing ..... 38
19 Transfer Network Timing, Synchronous ..... 40
20 Transfer Network Timing, Start-Stop ..... 41
21 Tradition Counter Timing ..... 42
22 Parity Error Timing ..... 43
23 Bit Error, Reversals, Timing ..... 44
24 Pseudo Random Pattern Generator ..... 44
25 Over-Voltage Protection Network ..... 49

## LIST OF ILLUSTRATIONS (Cont)

Number Title Page
26 Power Supply Circuits-Block Diagram ..... 50
27 Detailed Block Diagram-Distortion Measurement ..... 51
28 Detailed Block Diagram-Error Detection and Counting ..... 53
29 Simplified Schematic Diagram-Input Circuits ..... 55
30 Logic Diagram-Time-Base Circuits ..... 57
31 Logic Diagram-Sync Circuits ..... 59
32 Logic Diagram-Distortion Measurement Circuits. ..... 61
33 Logic Diagram-Error Counting Circuits ..... 63
34 Parts Locations-Chassis ..... 66
35 Parts Locations- PC-Card-A1 ..... 68
36 Parts Locations-PC-Card A1Al. ..... 69
37 Parts Locations-PC-Card A2. ..... 70
38 Parts Locations-PC-Card A3 ..... 74
39 Parts Locations-PC-Card A4 ..... 76
40
Parts Locations-PC-Card A5 ..... 78
41 Parts Locations-PC-Card A6 ..... 79
42 Parts Locations-PC-Card A7 ..... 80
43 Parts Locations-PC-Card A8 ..... 81
44 Parts Locations-PC-Card Al0 ..... 82
45 Schematic Diagram-PC-Card A1Al (Time, Base Oscillator) ..... 83
46 Schematic Diagram-PC-Card Al (Time-Base Circuits) ..... 85
47 Schematic Diagram-PC-Card A2 (Power Supply Circuits) ..... 87
48 Schematic Diagram-PC-Card A3 (Bit Error Circuits) ..... 89
49 Schematic Diagram-PC-Card A4 (Error Counter Circuits) ..... 91

## LIST OF ILLUSTRATIONS (Cont)

Number Title ..... Page
50 Schematic Diagram-PC-Card A5 (Input, Transfer, and Parity
Error Circuits) ..... 93
51
Schematic Diagram-PC-Card A6 (D/A Converter Circuits)' ..... 95
52 Schematic Diagram-PC-Card A7 (Sync Circuits) ..... 97
53
Schematic Diagram-PC-Card A8 (Distortion Register Circuits) ..... 99
54 Schematic Diagram-PC-Card Al0 (Distortion Counter Circuits)' ..... 101
55 Over-All Schematic Diagram ..... 103

## 0. INTRODUCTION

0.01 Scope. This manual describes Telegraph Data Analyzer TS-3378/G and provides instructions for operation and maintenance. Throughout this manual, the TS-3378/G is referred to as the Analyzer.

### 0.02 Indexes of Publications.

(a) DA Pam 310-4. Refer to the latest issue of DA Pam 310-4 to determine whether there are new editions, changes, or additional publications pertaining to the equipment.
(b) DA Pam 310-7. Refer to DA Pam 310-7 to determine whether there are modification work orders (MWO's) pertaining to the equipment.
0.03 Forms and Records.
(a) Reports of Maintenance and Unsatisfactory Equipment. Maintenance forms, records, and reports which are to be used by maintenance personnel at all maintenance levels are listed in and prescribed by TM 38-750.
(b) Report of Packaging and Deficiencies. Fill out and forward DD Form 6 (Packaging Improvement Report) as prescribed in AR 700-58/ NAVSUPINST 4030.29/AFR 71-13/MCO P4030.29A, and DSAR 4145.8.
(c) Discrepancy in Shipment Report (DISREP) (SF 361). Fill out and forward Discrepancy in Shipment Report (DISREP) (SF 361) as prescribed in AR 55-38/NAVSUPINST 4610.33A/AFR 75-18/MCO P4610.198B and DSAR 4500.15.
0.04 Reporting Equipment Improvement Recommendations (EIR). EIR's will be prepared using DA Form 2407, Maintenance Request. Instructions for preparing EIR's are provided in TM 38-750, The Army Maintenance Management System. EIR's should be mailed direct to Commander, US Army Communications and Electronics Materiel Readiness Command,ATTN: DRSEL-MA-Q, Fort Monmouth, NJ 07703. A reply will be furnished direct to you.
0.05 Administrative Storage. Refer to paragraph 1.22 for administrative storage checkout procedures.
0.06 Destruction of Army Materiel. Destruction of Army materiel to prevent enemy use shall be as prescribed in TM 750-244-2.

## 1. GENERAL

1.01 This manual describes installation, operation, theory, and maintenance of the DMS-303A Analyzer (Fi g. 1).

## (A) Electrical Description

1.02 The Analyzer measures bias and end distortion and detects and counts parity and bit errors present in data signals, of any standard signal level, with bit rates up to 9600 bauds.

## Distortion

1.03 For start-stop signals, with code levels of 5, 6, 7, or 8, the Analyzer measures peak distortion, bias, and end distortion. Direct read-out is provided by a front-panel meter, calibrated in per-cent-of-unit interval, and two lamps that indicate whether the distortion is Marking or Spacing. Read-out may be obtained on either all transitions or on selected transitions (first or second or third, etc.).
1.04 For synchronous signals, the Analyzer measures bias and peak distortion.


Fig. 1 - Front View - DMS-303A Analyzer
1.05 The Analyzer detects errors in either odd or even parity check signals (8-level
code start-stop only). A front-panel alarm indicator lamp lights when an error is detected. With optional printed-circuit (PC) cards A3 and A4 installed, the Analyzer also counts parity errors. Bit errors occurring in reversal pattern or in either of the two pseudo random pattern signals may be measured by the Analyzer when equipped with optional A3 and A4 assemblies. (Reversal and either of the two random pattern signals are available from either another Analyzer or from Pattern Generator PG-303A.) The Analyzer counts up to 50 errors per error-count-interval (of either $10^{2}, 10^{3}, 10^{4}, 10^{5}$, or $10^{6}$ bits) . A front-panel meter provides direct read-out of the error count, and the interval is determined by the setting of the ERROR COUNT INTERVAL switch. The error count will hold until reset manually or it may be arranged to reset automatically to zero and begin a new count at the end of the selected interval.

## (B) Equipment Description

1.06 The Analyzer (Fig. and 2) consists essentially of a chassis housed in an optional portable metal case with removable front and rear covers. The front cover stores the power cord and an optional Data Set Interface Adapter Cable. The chassis mounts nine plug-in PC-cards, one PC-card service extender, two power transformers, a filter capacitor, and front and rear control panels. Frequently used controls and the Data Set Interface connector are accessible on the front panel. Less frequently used controls and accessory connectors are accessible behind the door in the rear cover. Internal adjustments are located on the exposed edge of PC -card $A 2$ directly in front of the removable rear cover.


Fig. 2- Rear View - DMS-303A Analyzer


* rear cover rear view


TMC5854003

* case and covers optional.

Fig. 3 - Outline Drawing - Analyzer and Portable Case

## Optional Bit Rates

1.07 A crystal holder (ig. 34) associated with the internal time-base oscillators mounted inside the front panel. It mounts the 1.92 mHz crystal (Y7) from which the standard $37.5 \times 2^{n}$ bit rates (including 50 bauds) are derived. The holder also has provisions for mounting six additional crystals (Yl through Y6) from which to derive any six optional bit rates. The dial plate of the associated BIT RATE switch has blank space on which to write-in or decal optional bit rates installed by the user. Also, the dial plate is easily replaceable so that the user can order sets of optional crystals supplied with a correspondingly marked dial plate. Instructions for adding the optional bit rates are outlined in 4 (F) and associated strapping is described in 1.21.

## Rack-Mounting

1.08 Although the Analyzer is suitable as a portable instrument when used with optional case, L-brackets (Fig. 3) are supplied to facilitate rack-mounting where permanent installations are required. When the unit is to be rack-mounted, the portable case with front and rear covers is not used.

## Separable Items Supplied

1.09 Table I lists the separable items that constitute Analyzer DMS-303A. Table I may be used as a check-list to determine if equipment is complete.

TABLE I

SEPARABLE ITEMS SUPPLIED

| QUANTITY | ITEM |
| :--- | :--- |
| 1 | Chassis |
| 1 | Portable metal case (optional) |
| 1 | Removable front cover (optional) |
| 1 | Removable rear cover (optional) |
| 1 | Power cord |
| 1 | Technical manual |
| 1 | Data Set Interface adapter cable (optional) |
| 1 | PC-brackets with screws |
| 1 | PC-card A2, power supply circuits |
| 1 | PC-card A4, bit error circuits (optional) |

TABLE I (Cont'd)

| QUANTITY | ITEM |
| :---: | :---: |
| $1$ <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 6 <br> 1 <br> 1 | PC-card A5, input, transfer, and parity error circuits <br> PC-card A6, D/A converter circuits <br> PC-card A7, sync circuits <br> PC-card A8, distortion register circuits <br> PC-card service extender A9 <br> PC-card A10, distortion counter circuits <br> Crystal Y7 (1.92mHz) <br> Crystals Y1 through Y6 (optional) <br> BIT RATE-switch dial (37. $5 \times 2^{n}$ (including 50-baud) markings)* <br> BIT RATE-switch dial with $37.5 \times 2^{n}$ markings and optional bit-rate markings (optional) |

*Item not supplied when unit is shipped with optional crystals Y1 through Y6 and optional dial.
(C) Performance Specifications
1.10 Table II outlines the specifications applicable to the Analyzer.

TABLE II

PERFORMANCE SPECIFICATIONS

| ITEM | DESCRIPTION |
| :---: | :---: |
| Circuit | Solid-state, integrated. |
| Weight | 18 pounds (with portable case). |
| Outside Dimensions, Including Extending Hardware | Portable: 12-3/4 inches high by 5-13/16 inches wide by $17-1 / 2$ inches deep. |
|  | Rack-mounted: 10-1/4 inches high by 5-1/4 inches wide by 19 inches deep. |
| Input Power | 115/230-volt ac, $60 \mathrm{~Hz}, 10,20$ watts. |
| Input Data Signals Accepted | 5-, 6-, 7-, and 8-level (code) start-stop, or synchronous. |

TABLE II (Cont'd)

| ITEM | DESCRIPTION |
| :---: | :---: |
| Input Data-Signal Levels Accepted | 20ma neutral. <br> 60ma neutral. <br> 10/30ma polar. <br> EIA (RS-232B). <br> H1-Z (50k-ohm bridge polar). <br> HUB (+60-volt Mark, -30-volt Space). |
| Input Data-Signal Bit Rates Accepted | 37.5, 50, 75, 150, 300, 600, 1200, 2400, 4800, 9600 bauds, using internal time-base range A. <br> Six optional bit rates up to 9600 bauds, using internal time-base range $B$. <br> Any bit rate up to 9600 bauds, using external time base. |
| Distortion Components Measured | Peak (Marking or Spacing). <br> Bias (Marking or Spacing). <br> End (Marking or Spacing). |
| Distortion Read-Out Accuracy | $\pm 2$ per cent. |
| Bit and Parity "Error Counter Range (Optional) | Zero to 50 errors per error-count interval of 102, $10^{3}, 10^{4}, 10^{5}, 10^{6}$ or infinite bits. |
| External Time-Base Signal Required | Polar, $\pm 6$ volts, square-wave, with frequency at 200 times bit rate of input-data signal under test |
| External Bit Sync Signal Required | +6 -volt square-wave, with frequency at 1 times bit rate of data signal under test. |
| Pseudo Random or Reversal <br> Pattern Signal Output | $\pm 6$-volt polar. |
| Error Pulse Signal Output | +5-volt square pulse. |
| Bit Sync Signal Output | +5-volt square-wave. |
| Character Sync Signal Output | +5-volt square pulse. |
| Automatic Reset | Resets read-out every five seconds when measuring peak distortion and five seconds after end of error-count interval when counting parity or bit errors. |
| Filter | Switch connectable to remove transients from input signal under test. |



Fig. 4- Front View - Analyzer Controls and Indicators
(D) Description of Controls and Indicators
1.11 All operating controls and indicators are shown in ig. 4 and described in Table III.

TABLE III
CONTROLS AND INDICATORS

| NAME AND TYPE | CIRCUIT <br> DESIG. | CONTROL <br> POSITIONS | FUNCTION |
| :--- | :---: | :---: | :--- |
| POWER - 2- position <br> toggle switch with re <br> Indicator lamp in han <br> die | S6 | POWER | Connects primary power to Analyzer, <br> Red indicator lamp lights. |
| 1/4 AMP SLOW BLOW <br> Cartridge fuse (rear <br> panel) | F1 | OFF | Disconnects primary power. |
| INPUT SIG-3-circuit <br> telephone jack | J1 |  | Fuses primary power. <br> Analyzer. |

table ili (Cont 'd)

| NAME AND TYPE | CIRCUIT <br> DESIG. | CONTROL <br> POSITION | FUNCTION |
| :---: | :---: | :---: | :---: |
| INPUT - 6-position <br> rotary switch | S9 | 20 | Adjusts unit to accept 20 ma neutral input signal. |
|  |  | 60 | Adjusts unit to accept 60ma neutral input signal. |
|  |  | 10/30 | Adjusts unit to accept 10 to 30ma polar input signal. |
|  |  | HI-Z | Adjusts unit to bridge input signal with 50 k -ohm input impedance (zerovolt trigger). |
|  |  | EIA | Adjusts unit to accept EIA input signal ( $\pm 6$-volt polar). |
|  |  | HUB | Adjusts unit to accept HUB input signal (+60-volt Mark, -30-volt Space), input impedance greater that 50k ohms) (+15-volt trigger). |
| SIG MARK ON - indicator lamp, clear | DS6 |  | Lights when input signal is in Mark condition. |
| S/S CODE LEVEL -5-position rotary switch | S10 | 5 | Adjusts unit to accept 5-level code input signals. |
|  |  | 6 | Adjusts unit to accept 6-level code input signals. |
|  |  | 7 | Adjusts unit to accept 7-level code input signals. |
|  |  | 8 | Adjusts unit to accept 8 -level code input signals. |
|  |  | sync | Adjusts unit to accept synchronous input signals. |
| POL - 2 -position toggle switch | S8 | +/- | Adjusts unit to accept input signals of normal sense or inverted polarity. |

TABLE III (Cont'd)


Page 10

TABLE III (Cont'd)

\begin{tabular}{|c|c|c|c|}
\hline NAME AND TYPE \& CIRCUIT DESIG. \& CONTROL POSITIONS \& FUNCTION \\
\hline \begin{tabular}{l}
TRANSITION SELECT-10-position rotary switch \\
Meter - milliampere meter movement
\end{tabular} \& S

M1 \& \begin{tabular}{l}
PARITY COUNT <br>
PEAK <br>
BIAS <br>
END <br>
ALL <br>
$\left.\begin{array}{l}1 \\ 2 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9\end{array}\right\}$

 \& 

Adjusts unit to detect and count parity errors in 8 -level code input signals. <br>
Adjusts unit to measure peak distortion in start-stop and synchronous input signals. <br>
Adjusts unit to measure bias distortion in start-stop and synchronous input signals. <br>
Adjusts unit to measure average end distortion in start-stop input signals <br>
Adjusts unit to measure distortion of all input signal transitions. <br>
Adjusts unit to measure distortion of the selected transition of start-stop input signal characters. <br>
Indicates distortion in per-cent-of-unit-interval ( $0-50$ scale) when MODE switch is set to END, BIAS, or PEAK. <br>
Registers error count ( $0-50$ scale) when MODE switch is set to PARITY COUNT, REV, or RAND. (Optional PC-cards A3 and A4 must be installed.) <br>
Indicates input signal current (0-100ma scale) when LOOP CURRENT switch is depressed.
\end{tabular} <br>

\hline
\end{tabular}

TABLE III (Cont 'd)

| NAME AND TYPE | $\begin{gathered} \text { CIRCUIT } \\ \text { DESIG. } \end{gathered}$ | $\begin{aligned} & \text { CONTROL } \\ & \text { POSITIONS } \end{aligned}$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| MARKING - indicator lamp, clear <br> SPACING - indicator lamp, clear <br> DISPLAY RESET -3-position toggle <br> ERROR COUNT INERVAL - 6 - position rotary switch | DS2 <br> DS1 <br> S13 <br> S4 | AUTO <br> OFF <br> MAN <br> $10^{2}$ <br> $10^{3}$ <br> $10^{4}$ <br> $10^{5}$ <br> $10^{6}$ | Lights to indicate that end or bias distortion is Marking distortion. <br> Lights to indicate that end or bias distortion is Spacing distortion. <br> Resets meter indication to zero every five seconds when measuring distortion. When counting bit or parity errors, resets meter to zero five seconds after COUNT COMP indicator lights, <br> Disables automatic reset function. <br> When momentarily depressed, resets meter indication to zero. <br> Lights COUNT COMP indicator lamp and steps error count after an interval of $10^{2}$ bits has occurred. <br> Lights COUNT COMP indicator lamp and stops error count after an interval of $10^{3}$ bits has occurred. <br> Lights COUNT COMP indicator lamp and stops error count after an interval of $10^{4}$ bits has occurred. <br> Lights COUNT COMP indicator lamp and stops error count after an interval of $10^{5}$ bits has occurred. <br> Lights COUNT COMP indicator lamp and stops error count after an interal of $10^{6}$ bits has occurred. <br> Error count stop function is disabled. |

Page 12

TABLE III (Cont'd)

| NAME AND TYPE | $\begin{aligned} & \text { CIRCUIT } \\ & \text { DESIG. } \end{aligned}$ | CONTROL POSITION | FUNCTION |
| :---: | :---: | :---: | :---: |
| COUNT COMP - indictor lamp, green | DS3 |  | Lights to signal end of bit count determined by setting of ERROR COUNT INTERVAL (BITS) switch. |
| OVERFLOW - indicator lamp, amber | DS 4 |  | Lights when error count reaches 50, the maximum count registerable, and holds until reset manually. |
| PARITY ERROR - indicator lamp, red | DS5 |  | Lights when a parity error is detected |
| PARITY ERROR - 3 position toggle switch | Sll | OFF | Disable PARITY ERROR indicator lamp. |
|  |  | ON | Permits PARITY ERROR indicator lamp to light when error is detected. |
|  |  | RESET | When momentarily depressed to this position, turns off PARITY ERROR indicator lamp. |
| PUSH TO SYNC - <br> nomentary push- <br> button switch | S5 |  | When depressed, input signal reversal or random pattern is synchronized for error counting. |
| TEST SIG OUTPUT two binding posts | TP1 |  | Provides output of internal reversal or pseudo random pattern generator |
|  | TP 2 |  | for use with another Analyzer in reversal or random pattern bit error counting. |
| EXT CLK - 2 - posi <br> tion toggle switch (rear panel) | S14 | INT | Clocks internal pattern generator with internal time base. |
|  |  | EXT | Clocks internal pattern generator with external 1 x bit clock signal. |

## Installation

1.12 As a portable self-contained instrument (optional), the Analyzer is ready for operation when shipped. It can be rack-mounted, however (see 1.13). Also, accessory connections (see 2.02) expand its capabilities; their use is covered in the operating procedures (see 2.03). Futhermore, strapping options (see 1.15 through) 1.21) enhance the Analyzer's versatility.

## Mounting

1.13 The Analyzer may be used as a portable unit, or two L-brackets (Fig. 3) maybe used to rack-mount it in an available slot in any standard 19-inch relay rack.

## Connections

1.14 All connections are described in 2.02 .

## Strapping

1.15 The Analyzer has six strapping options, as described in 1.16 through 1.21. Fig. 5 shows the strapping terminal locations. Solder No. 22 bus wire between the terminals specified for a given option and remove any unspecified straps.

## Primary Power Options

1.16 The Analyzer will accept either 115 - or $230-\mathrm{volt}$ ac operating power. Inside bottom of chassis, strap terminals E 1 through E4 in accordance with ig. 5 for either 115 - or 230 -volt ac operation. When shipped, the unit is strapped for $115-\mathrm{volt}$ ac.

## Parity Error Options

1.17 The parity error circuits can detect errors in either even or odd parity check signals. On PC-card AS, strap terminals A, B, and C in accordance with \&ig. 5 for either even or odd parity. When shipped, the unit is strapped for even parity.

## Error Count Options

1.18 The Analyzer will function with or without optional PC-cards A3 (bit error circuits) and A4 (error counter circuits). On PC-card A8 (F G. 5), strap terminals A and B together when optional PC-cards are not used. Remove strap when PC-cards are used. Refer to 4 (E) for installation of optional PC-cards.

## Pseudo Random Pattern Generator Options

1.19 The internal pseudo random pattern generator will generate any of three patterns: a 511-bit common pattern, a 511-bit CCITT standard pattern, and a 2047bit pattern. On PC-card A3, strap terminals A through $F$ in accordance with fig. 5 for either the 511 -bit pattern or the 2047-bit pattern. When shipped, PC-card A3 is strapped for the 511-bit pattern.

## Pseudo Random (and Reversal) Pattern Output Sense Options

1.20 The output of the pseudo random pattern generator may be strapped to produce a signal of EIA-RS-232B (-6-volt Mark) or MIL-STD-188B ( +6 -volt Mark) signal
sense. On PC-card A3, strap terminals G, H, and I in accordance with fig. 5 for either normal or reverse signal sense. When shipped, A3 is strapped for normal sense.
Page 14


OPTION
OPTIONALCOMPONENT
BOARDS $A 3$ A. A4
NOT INSTALED
OPTIONAL COMPONENT
BOARDS A3 A A
INSTALLED


COMPONENT BOARD AI

| CRYSTAL | YI |  |  | Y2 |  |  | Y 3 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIVISION FACTOR | 32 | 16 | 1 | 32 | 16 | 1 | 32 | 16 | 1 |
| STRAP TERMINALS | 3-4 | 2-4 | 1-4 | 3-A | 2-A | 1-A | 7-8 | 6-8 | 5-B |
| CRYSTAL |  | Y4 |  |  | Y5 |  |  | Y6 |  |
| DIVISION FACTOR | 32 | 16 | 1 | 32 | 16 | 1 | 32 | 16 | 1 |
| STRAP TERMINALS | 7-8 | 6-8 | 5-81 | $1-12$ | 1012 | 9-12 | II-C | 10. | 9.C |



Fig. 5-Strapping

## Time-Base Optional Bit Rates

1.21 The Analyzer has provisions to add up to six optional crystals from which to derive six optional bit rates. The crystal frequencies are selected to produce a
200 x bit signal after having been divided by a factor of 1,16 , or 32 by the time-base downcounter. On PC-card A1, strap terminals 1 through 12 and $A, B$, and $C$ in accordance with Fig. 5 to achieve the required division factor. Installation of the optional crystals is described in $4(G)$. When shipped, the Analyzer will be strapped in accordance with any optional crystals supplied. If optional crystals are not supplied, the strapping terminals on Al will be open.
(F) Adjustments Required After Shipping
1.22 Make adjustments as follows:
(a) Remove rear cover.
(b) Using power cord supplied, connect primary power to unit.
(c) Set POWER switch to OFF.
(d) Use screwdriver to adjust zero-adjust screw on meter front to set meter pointer to zero.
(e) Set POWER switch on.
(f) Set DISPLAY RESET switch to OFF.
(g) Set PARITY ERROR switch to ON.
(h) Set MODE switch to PARITY COUNT.
(i) Set TRANSITION SELECT switch to ALL.
(j) Set ERROR- COUNT INTERVAL switch to infinity sign $\infty$.
(k) Set INPUT switch to EIA.
(1) Set POL switch to +.
(m) Set FILTER switch to OUT.
(n) Set BIT RATE (range) switch to A.
(0) Set BIT RATE (select) switch to 75.
(p) Using Pattern Generator PG-303A, or equivalent, apply a low-level (EIA $\pm 6$ volts) 8-level selected character signal to INPUT SIG jack on Analyzer. Set Pattern Generator for manual character step. Set selected character to have an even number of Marks if the Analyzer is strapped for odd parity or to have an odd number of Marks if strapped for even parity.
(q) On Analyzer, depress DISPLAY RESET switch to MAN and PARITY ERROR switch to RESET. PARITY ERROR indicator lamp should now be out and meter should indicate zero.
(r) On Pattern Generator, depress manual release switch one time. On Analyzer, PARITY ERROR indicator lamp should light and meter should advance one division. Perform this procedure exactly 39 more times. Analyzer meter should then indicate 40.
(s) At rear of Analyzer, on exposed edge of power supply circuits PC-card AZ, adjust R6 (Fig. 34) for an indication of 40 on front-panel meter.
(t) Connect a multimeter to $\mathrm{TB} 2(+5 \mathrm{v})$ and TB2 (-) on PC-card A2.
(u) Adjust R21 (Fig. 34) on PC-card A2 for +5-volt indication on multimeter.

## 2. OPERATION

. 01 Front-panel switches and indicators permit the operator to measure loop current, analyze distortion, and count parity and bit errors present in the output signal of data channel or equipment under test. Required and accessory connections are described in 2.02, and operating procedures are outlined in 2.03. (Controls are described in Table III.)

## (A) Circuit Connections

2.02 The Analyzer becomes fully operational when the power cord is inserted in the 3-wire receptacle at the rear of the unit and the signal under test is patched to the INPUT SIG jack on the front panel. In addition to these two basic connections, there are a number of accessory connectors, as shown in fig. 6 and described in Table IV.

## (B) Operating Procedures

2.03 First, perform the preliminary set-up procedure (see 2.04 ), and then any one or all of the individual procedures outlined in 2.05 through 2.12.

## Preliminary Procedure

2.04 Perform the following set-up procedure before performing the procedures in 2.05 through 2.12.
(a) Set POWER switch on.
(b) Set INPUT switch to position that corresponds to voltage or current level (s) of signal under test.

Page 17


P/O FRONT PANEL

Fig. 6 - Connections
TMA5854013

TABLE IV

CONNECTIONS

| PANEL MARKING | DESCRIPTION | FUNCTION |
| :--- | :--- | :--- |
| EXT CLK | BNC connector | External 200 x bit time signal input ( $\pm 6$ <br> volts, square-wave). |
| SIGNAL INPUT | Terminal board | Signal under test input. |
| PAT OUT | Terminal board | Internal reversal or pseudo random pattern <br> signal output ( $\pm 6$ volts). |
| BIT SYNC | Terminal board | Internal bit error detector output. <br> Terminal board |
| Internal 1 x bit timing signal output. |  |  |

TABLE IV (Cont'd)

| PANEL MARKING | DESCRIPTION | FUNCTION |
| :---: | :---: | :---: |
| CHAR SYNC | Terminal board | Internal 1 x character timing signal output. |
| EXT BIT | Terminal board | External 1 x bit timing signal input to internal pattern generator. ( $\pm 6$ volts, squarewave) . |
|  | Terminal board | Chassis ground. |
| G N D | Terminal board | Signal ground. |
| +V | Terminal board | Internal +15-volt output. |
| $-\mathrm{V}$ <br> Data Set Interface Connector | Terminal board | Internal -15-volt output. |
|  | 12-pin Connector: | Provides the following input and output connections for operation with the optional Test Adapter Unit: |
|  | Pin $A$ | Pattern out |
|  | Pin B | -15 volts out |
|  | Pin C | External clock in (1 x bit) |
|  | Pin D | Bit sync out |
|  | Pin E | Signal ground |
|  | Pin F | Spare |
|  | Pin H | +15 volts out |
|  | Pin J | +5 volts out |
|  | Pin K | Spare |
|  | Pin L | Chassis ground |
|  | $\left.\begin{array}{c} \operatorname{Pin} M \\ \operatorname{Pin} N \end{array}\right\}$ | Data signal in |

(c) Set S/S CODE LEVEL switch to position (5, 6, 7, or 8) that corresponds to code level of start-stop signal under test, or to SYNC if signal under test is synchronous.
(d) Set POL (polarity) switch to ( + ) if signal under test is of normal sense (high Mark, low Space) or to (-) if signal under test is of reverse sense (low Mark, high Space).
(e) Set FILTER switch to OUT. FILTER switch may be set to IN to remove noise and transients from signal under test.
(f) Set DISPLAY RESET switch to OFF.
(g) Set PARITY ERROR switch to OFF.
(h) Connect signal under test to INPUT SIG jack (unless it is already connected via rear-panel SIGNAL INPUT terminals or front-panel multipin connector.
(i) If signal under test is high-level current ( 20 or 60 ma neutral or $10 / 30$ ma polar), depress LOOP CURRENT pushbutton and check meter indication, on lower scale, for correct current indication. Externally, adjust loop current for correct indication, if required.

Note: If signal under test is neutral, place it in steady Mark condition and adjust for correct Mark current. If signal under test is high-level polar, place it in steady Mark and adjust Mark battery current for correct Mark current. Then place signal in steady Space and adjust Space battery current for correct Space current.
(j) Set BIT RATE switches to range A and select the standard bit rate of 37.5, 50, $75,150,300,600,1200,2400,4800$, or 9600 baud that corresponds to bit
rate of signal under test.
Note: If the bit rate of the signal under test is not one of the above standard rates, the correct bit rate (up to 9600 bauds) can be achieved by one of two methods:
(1) It may be included on range $B$ of the BIT RATE switch as an optional rate, or
(2) the BIT RATE switch may be set to EXT (external), and an external time-base signal ( $\pm 6$ volts, square-wave) can be connected to the rear-panel EXT CLK connector. Set the external time-base frequency to 200 times the bit rate of the signal under test.

## Peak Distortion Measurement Procedure

2.05 The measure peak bias distortion, perform the set-up procedure in 2.04 and then continue with the following procedure.
(a) Set MODE switch to PEAK.
(b) Set TRANSITION SELECT switch to ALL.

Page 20
(c) Read peak distortion on upper scale of meter ( $0-50$ per cent of unit interval). Meter pointer will hold at highest deflection obtained during measurement period. Pointer will hold until it is reset to zero by momentarily depressing DISPLAY RESET switch to MAN position.

Note: Reset function can be performed automatically each five seconds by setting DISPLAY RESET switch to AUTO.

## Bias Distortion Measurement Procedure

2.06 To measure average bias distortion, perform set-up procedure in 2.04 and then continue with the following procedure.
(a) Set MODE switch to BIAS.
(b) Set TRANSITION SELECT switch to ALL.
(c) Set DISPLAY RESET switch to OFF.
(d) Read average bias distortion on upper scale of meter ( $0-50$ per cent of unit interval). If the Space-to-Mark transitions of the signal under test are occurring early, the MARKING indicator lamp will light. If they are occurring late, the SPACING indicator lamp will light.

End Distortion Measurement Procedure
2.07 To measure end distortion, perform the set-up procedure in 2.04 and then continue with the following procedure.

Note: End distortion is not measured for synchronous signals.
(a) Set MODE switch to END.
(b) Set TRANSITION SELECT switch to ALL.
(c) Set DISPLAY RESET switch to OFF.
(d) Read average end distortion on upper scale of meter ( $0-50$ per cent of unit interval). If the Mark-to-Space transitions of the signal under test are occurring earIy, the SPACING indicator lamp will light. If they are occurring late, the MARKING indicator lamp will light.

## Individual Transition Distortion Measurement Procedure

2.08 To measure the distortion of individual transitions, perform the set-up procedure in 2.04 and then continue with the following procedure.

Note: Individual transition distortion is not measured for synchronous signals.
(a) Set MODE switch to either BIAS (see 2.06), END (see 2 .07), or PEAK (see 2 .05).
(b) Set TRANSITION SELECT switch to setting (1 through 9) that corresponds to the position, in the character, of the transition to be measured. (Setting 1 of switch corresponds to the transition ending the start element.)

Note: Where there is no transition between two elements of a character (between two Marks, for example), no distortion will register.

## Parity Error Detection Procedure

2.09 To detect parity errors, perform the set-up procedure in 2.04 and then continue with the following procedure.
(a) Set MODE switch to PARITY COUNT.
(b) Set PARITY ERROR switch to ON.
(c) Set $\mathrm{S} / \mathrm{S}$ CODE LEVEL switch to 8.
(d) Using Pattern Generator PG-303A, or equivalent, apply an 8-level start-stop parity check signal to the equipment under test.
(e) If the equipment under test causes parity errors to occur, the PARITY ERROR indicator lamp will light. Each time a parity error occurs, the lamp will light and remain lit until the PARITY ERROR switch is momentarily depressed to the RESET position.

## Parity Error Counting Procedure

2.10 When optional PC-cards A3 and A4 are installed in the Analyzer, the parity errors detected (see 2.09) will register on the front-panel meter. Perform the set-up procedure in 2.04 and then continue with the following procedure.
(a) Using Pattern Generator PG-303A, or equivalent, apply an 8-level start-stop parity check signal to input of equipment under test.
(b) Set MODE switch to PARITY COUNT.
(c) Set $\mathrm{S} / \mathrm{S}$ CODE LEVEL switch to 8.
(d) Set DISPLAY RESET switch to AUTO. Depress PUSH TO SYNC switch.
(e) Set ERROR COUNT INTERVAL switch to $\infty$. If equipment under test causes parity errors to occur, the number of errors will register on the front-panel meter. The meter pointer will advance up scale one division per error. When 50 errors have occurred, the OVERFLOW indicator lamp will light and no further errors will be
counted. If, however, the ERROR COUNT INTERVAL switch is set to a position other than $\boldsymbol{\infty}$ the COUNT COMP indicator lamp will light and the error count will stop after the selected interval (of $10^{2}, 10^{3}, 104,10^{5}$, or $10^{6}$ bits) has occurred. Five seconds after the COUNT COMP indicator lamp lights the count is reset to zero and the count begins again.
(f) Set ERROR COUNT INTERVAL switch to position (of $10^{2}$ through $10^{6}$ ) that causes the COUNT COMP indicator lamp to light before the OVERFLOW indicator lamp can light.
(g) The count registered on the meter at the time the COUNT COMP indicator lamp lights is the number of parity errors per error-count interval.

Example: If the ERROR COUNT INTERVAL switch is set to $10^{3}$ and the meter registers 32 at the time the COUNT COMP indicator lamp lights, the ratio of parity errors to error-count interval bits is 32 errors/1000 bits.

## Bit Error Counting, Reversal Pattern, Procedure

2.11 When optional PC-cards A3 and A4 are installed in the Analyzer, bit errors in reversal pattern signals can be detected and counted. Perform the set-up procedure in 2.04 and then continue with the following procedure.
(a) Using Pattern Generator PG-303A, or equivalent, apply a reversal pattern signal to the equipment under test.
(b) Set MODE switch to REV and S/S CODE LEVEL switch to SYNC.
(c) Set DISPLAY RESET switch to AUTO. Depress PUSH TO SYNC switch.
(d) Set ERROR COUNT INTERVAL switch to a). If the equipment under test causes bit errors to occur, the number of errors will register on the front-panel meter. The meter pointer will advance up scale one division per error. When 50 errors have occurred, the OVERFLOW indicator lamp will light and no further errors will be counted. If however, the ERROR COUNT INTERVAL switch is set to a position other than $\boldsymbol{\infty}$ the COUNT COMP indicator lamp will light and the error count will stop after the selected interval (of $10^{2}, 10^{3}, 10^{4}, 10^{5}$, or $10^{6}$ bits) has occurred. Five seconds after the COUNT COMP indicator lamp lights, the count is reset to zero and the count begins again.
(e) Set ERROR COUNT INTERVAL switch to position ( $10^{2}$ through $10^{6}$ ) that causes COUNT COMP indicator lamp to light before OVERFLOW indicator lamp can light.
(f) The count registered on the meter at the time the COUNT COMP indicator lamp lights is the number of bit errors per error-count interval.

Example: If the ERROR COUNT INTERVAL switch is set to $10^{2}$ and the meter registers 47 at the time the COUNT COMP indicator lamp lights, the ratio of bit errors to error-count interval bits is 47 errors/100 bits.

Note: If it is required to count more than 50 bit errors, an external electronic counter may be connected to the ERROR PULSE terminals on the rear panel.

## Bit Error Counting, Pseudo Random Pattern, Procedure

2.12 When optional PC-cards A3 and A4 are installed in the Analyzer, bit errors in a pseudo random pattern signal can be detected and counted. The procedure is the same as in 2.11 except that Pattern Generator PG-303A is used to apply a pseudo random pattern signal to the equipment under test and the MODE switch is set to RAND.

Note: The Analyzer can be strapped (see 1.19) for either 511-bit (common or CCITT) or 2047 -bit random patterns. Both the Analyzer and the Pattern Generator must be strapped for the same pattern. Another Analyzer may be used to apply the random pattern signal to the equipment under test. The internally generated random pattern signal is available at the front-panel connectors (TEST SIG OUTPUT).

## 3. PRINCIPLES OF OPERATION

## (A) General

3.01 This section provides a simplified block diagram analysis (see (B)), a detailed block diagram analysis (see (C)), and an over-all logic diagram analysis (see (D)). The power supply circuits are covered in (E).

## (B) Simplified Block Diagram Analysis (Eig. 7

3.02 The data signal under test is applied to the input circuits. There, it is converted to logic level signal MS for distribution to the other Analyzer circuits.
3.03 The time-base circuits generate a timing signal whose negative transitions occur at 200 times the bit rate of MS. The sync circuits divide 200 x bit by two to produce 100 x bit timing signal DC. The distortion counter circuits divide DC by 100 to produce 1 x bit timing signal $B T$.
3.04 When MS is synchronous, the sync circuits synchronize DC with the average time position of the MS transitions. This is accomplished by comparing BT with MS and adding the subtracting $D C$ pulses as required.
3.05 When MS is start-stop, the sync circuits synchronize DC with the first transition of each start element. This is accomplished by enabling DC at each start element and disabling DC at each stop element.
3.06 The distortion counter circuits count the negative transitions of DC. The binary coded decimal (BCD) output of the counter steps from zero to 50 to zero during

Page 24

IX BIT


TM 11-6625-2812-14
the interval of each MS bit. If MS is not distorted, the count will reach zero as the actual MS transitions occur. If the actural MS transitions occur early or late, the BCD count, at the time the transitions occur, will be numerically equal to the per cent of displacement.
3.07 Each time an actual MS transition occurs, it initiates a transfer pulse XFR in the transfer circuits. Transfer pulse XFR gates the BCD count, of that instant, into the distortion register circuits. There it is stored until the next XFR pulse is generated. The D/A converter circuits constantly monitor and convert the stored count to an equivalent analog current. The analog current drives meter M1 to read transition displacement in per-cent-of-unit interval.
3.08 When MS is an 8 -level code start-stop signal, the parity error circuits emit a parity error pulse (PE) each time they detect a parity error in MS. Also, when MS is either a reversal pattern signal or a pseudo random pattern signal, the bit error circuits emit an error pulse EP) each time they detect a bit error in MS. Either EP or $\overline{P E}$ steps the error counting circuits. The BCD output of the error counting circuits is converted to an equivalent analog current by the D/A converter circuits . The analog current drives meter M1, causing its pointer to advance up scale one division each time an error is detected.
(C) Detailed Block Diaqram Analysis
3.09 The distortion measuring circuits are described in 3.11 through 3.22, and the error counting circuits are covered in 3.23 through 3.27 .

Note: The block diagrams (Fig. 27 and 28) are fold-out illustrations located at the end of this section to facilitate viewing them while reading the following text and associated timing diagrams (Fig. 8 through 11).

## Distortion Measuring Circuits

3.10 The distortion measuring circuits are described in 3.11 through 3.22.

## Input Circuits Fig. 27

3.11 The data signal under test is coupled through POL switch 58 to the input circuits and to LOOP CURRENT switch S12. The POL switch adjusts the input to accept either normal or reverse polarity signals. The LOOP CURRENT switch facilitates reading loop current on meter M1. INPUT switch S9 adjusts the input circuits to accept data of any standard current or voltage level. FILTER switch 57 connects a filter across the loop to remove noise from the data, if required (not to be used at bit rates over 150). The input circuits convert the incoming data to a logic level signal (MS) that is compatible with the rest of the Analyzer circuits. Signal MSP consists of a train of spikes that coincide with the negative transitions of MS. The SIG MARK ON indicator lamp, DS6, lights when the data signal is in the Mark condition.

## Time-Base Circuits (Fig. 27

3.12 BIT RATE switch S1 adjusts the time-base circuits to produce an output squarewave ( 200 x BIT) whose negative transitions occur at 200 times the bit rate of MS. The BIT RATE switch has an external position that facilitates substituting an externally generated 200 x bit signal (EXT CLK connector).

## Sync Circuits (Fig. 27

3.13 The 200 x bit timing signal is divided by two in the sync circuits to produce 100 $x$ bit timing signal DC. DC is coupled to the distortion counter circuits, where it is divided by 100 to produce 1 x bit timing signal BT. When MS is synchronous, the sync circuits compare the rate of $B T$ with the rate of MS. If BT is fast, pulses are subtracted from DC. If BT is slow, pulses are added to DC. In this way, DC, and subsequently BT, are synchronized with MS in rate and phase. Timing signal CTB has a rate of 200 times bit. It is derived from the 200 x BIT output of the time-base circuits and is synchronized with MS.
3.14 When DC is start-stop, the sync circuits utilize MSP and to synchronize DC with the first transition of each start element of MS and to derive additional timing signal RST and ST. Shortly after the first transition of each stop element, DC is inhibited and ST inhibits the transfer circuits. At the first transition of each start element, DC is enabled and RST resets the distortion counter circuits to zero. Then, shortly after the first transition of each start element, $S T$ enables the transfer circuits. In this way, DC and the distortion counter are synchronized with the first transition of each start element, and the transfer circuits are disabled during the time of that transition.
3.15 S/S CODE LEVEL switch S10 adjusts the sync circuits for either synchronous or 5-, 6-, 7-, or 8-level start-stop operation. The CHAR SYNC output provides positive transitions to coincide with the first transition of each start element and negative transitions one unit after the first transition of each stop element. The BIT SYNC output provides a 1 x bit signal derived from BT.

Distortion Measurement (Fiq. 8 9, and 27)
3.16 The distortion counter circuits count the negative transitions of $D C$. The BCD output steps from 50 through zero through 50 for each transition of MS. The BCD count reaches zero at the ideal time position of each transition of MS. When an actual transition of MS occurs, it initiates a transfer pulse XFR in the transfer circuits. Each time XFR occurs, it transfers the $B C D$ count into the distortion


Fig. 8 - Over-All Timing, Synchronous Distortion Measurement
register circuits. The transferred BCD count is there stored until the next $\overline{\mathrm{XFR}}$ pulse occurs to displace it with a new count. If MS is not distorted, its actual transitions will occur as the counter BCD output is at zero. If the transitions are displaced either early or late, however, the counter will be at some count between zero and 50 when $\overline{\mathrm{XFR}}$ occurs.


Example: If MS transitions are displaced early or late by 21 per cent of a unit internal from their ideal time positions, the BCD count at the output of the counter will be at count 21 when $\overline{\mathrm{XFR}}$ occurs. $\operatorname{BCD}$ count 21 will therefore be transferred into the distortion register each time XFR occurs. The BCD output of the register is continuously converted to an equivalent analog current by the D/A converter circuits. The ANALOG current in this case would drive meter Ml to indicate 21 per cent.

## Extra Count ig. 27

3.17 As the distortion counter down-counts from 50 to zero, it is always one count short. During the down-count, BT adds a constant one count to the distortion register to compensate.

Marking and Spacing Indicator Lamps (iig. 27)
3.18 Signal EL lights either the Marking or Spacing indicator lamp to signal whether the distortion indication (M1) represents early or late distortion.

## Bias Distortion (Fig. 27

3.19 When set to BIAS, MODE switch S3 adjusts the transfer circuit to permit only the Space-to-Mark transitions of MS to initiate transfer pulses.

End Distortion (2ig. 27)
3.20 When set to END, MODE switch $S 3$ adjusts the transfer circuits to permit only the Mark-to-Space transitions of MS to initiate transfer pulses. For synchronous operation, end distortion does not apply, and S/S CODE LEVEL switch S10 inhibits the transfer pulses during all Mark-to-Space transitions of MS.
3.21 When set to PEAK, MODE switch S3 adjusts the transfer circuits to permit both Space-to-Mark and Mark-to-Space transitions of MS to initiate transfer pulses. Signal PT inhibits $\overline{\mathrm{XFR}}$ except when the BCD count at the input to the distortion register exceeds the BCD count at the output. Again, end distortion does not apply during synchronous operation, and S/S CODE LEVEL switch S10 inhibits the transfer circuits during all Mark-to-Space transitions of MS.

## Individual Transitions ( iq. 27)

3.22 For start-stop operation only, the end, bias, or peak distortion of an indivdual transition of each character may be measured. TRANSITION SELECT switch S2 may be set to inhibit the transfer circuits during all transitions of each character except the one selected (1 through 9) . Transition 1 corresponds to the first transition of the first information bit.

Error Detection and Counting Circuits (ig. 28)
3.23 The time-base circuits, sync circuits (and associated function of distortion counter circuits) and input circuits are described in 3.11 through 3.15 above.

Parity Error Circuits Fig. 11 and 28)
3.24 The parity error circuits monitor MS to produce a parity error pulse (PE) for each character that contains the wrong number of Mark elements. The circuits are strappable to detect either even or odd parity errors. For even parity, each character that contains an odd number of Marks initiates a $\overline{\text { PE }}$ pulse. For odd parity, each character that contains an even number of Marks initiates a $\overline{\mathrm{PE}}$ pulse. The negative transition of ST produces the PE pulse during the stop element of each character that contains the incorrect number of Marks. Reset pulse R $\overline{\operatorname{ST}}$ resets the circuits at the first transition of each start element. Signal $\mathrm{T} \overline{9}$ inhibits the circuits before the stop element can be counted as a Mark. Each time a PE pulse is generated, PARITY ERROR indicator lamp DS5 lights. The lamp remains lit until PARITY ERROR switch S11 is operated to put it out. Each time a PE pulse is emitted, it steps the error counting circuits one count (see 3.26 and 3.27 below).


Fig. 10- Over-All Timing, Parity Error Detection

Bit Error Circuits (Fig. 11 and 28)
3.25 The bit error circuits monitor MS when MS is either a reversal pattern or pseudo random pattern signal. MS is compared with identical internally generated patterns. Should MS lose a bit, the incoming and internal signal patterns would not be coincident during the time of the missing bit (Fiq. 12) . The lack of coincidence initiates an error pulse (EP). PUSH TO SYNC switch S 5 is operated to syn-


Fig. 11 - Over-All Timing, Bit Error Detection chronize the incoming pattern with the internal pattern. During synchronization, signal CS inhibits the error counting circuits (see 3.26 and 3.27 below). Signal SP is a 1 x bit spike train that steps the interval counter in the error counter circuits (see 3.26 and 3.27 below). SP is derived from timing signal BT applied through BIT CLK switch A12S1. The BIT CLK switch may also be set to substitute an external $1 \times$ bit signal from EXT BIT terminals on TB . Error pulse EP is coupled out through ERROR PULSE terminals on TB1. The output of the internal pseudo random pattern generator is made available at the TEST SIG OUTPUT connectors, TP1 and TP2, on the front panel.

## Error Counting Circuits (ig. 28)

3.26 As determined by the setting, of MODE switch S3, the error counter circuits count either the bit error pulse $\overline{\mathrm{EP}}$ or the parity error pulse PE. The BCD output of the error counting circuits is monitored by the D/A converter circuits. The D/A converter circuits convert the count to an equivalent analog current. The analog current drives meter M1. Each time an error pulse occurs, the BCD count steps up one count, causing the meter pointer to advance up scale one division. At count 51 the OVERFLOW indicator lamp lights and error counting is inhibited.
3.27 While error pulses are being counted, SP spikes are also being counted. The spikes occur at the bit rate of MS. After a number of spikes have occurred, as selected by the ERROR COUNT INTERVAL switch ( $10^{2}, 10^{3}, 10^{4}, 10^{5}$, or $10^{6}$ bits), the error counting circuits become inhibited, the COUNT COMP indicator lamp lights, and $\overline{C S}$ enables the automatic function of the reset circuits. Five seconds later reset pulse ECR resets the error counter circuits (if DISPLAY RESET switch S13 is set to AUTO). The COUNT COMP or OVERFLOW indicator lamp goes out and a new error count begins.

Note: Both indicator lamps do not light at the same time. Error count 51 lights the OVERFLOW indicator lamp, and the selected interval count lights the COUNT COMP indicator lamp. The first completed count lights its associated indicator lamp. As soon as one of the two counts is complete both counts are inhibited. Both counts remain inhibited and the lit indicator lamp remains lit until ECR resets both counts to zero. ECR will occur five seconds after one of the two counts is
complete if DISPLAY RESET switch is set to AUTO. If the DISPLAY RESET switch is set to OFF, ECR will occur when the DISPLAY RESET switch is depressed to MAN. The operator must select the position of the ERROR COUNT INTERVAL switch that permits the interval count to become complete before the error count overflows.

## (D) Loqic Diagram Analysis

3.28 The logic functions of each major circuit area are detailed in 3.29 through 3.77. Logic standards used in this analysis are described in fig. 12.

Note: The logic diagrams (Eig. 27 through 33) are fold-out illustrations and are therefore located at the end of Section 4 to facilitate viewing them while reading the following text and timing diagrams (Fig. 13 through 24).

## LOGIC LEVELS: $\quad+5$ VOLTS $=1=H=$ HIGH

$$
O \text { VOLTS }=O=L=L O W
$$

gate:

INVERTER:

AMPLIFIER:


## SHAPER:

gate:

I. IN SET CONDITION WHEN I-OUTPUT IS HIGH.
2. WHEN S-INPUT IS HIGH AND C-INPUT IS LOW, NEGATIVE TRANSITION AT T-INPUT SETS BISTABLE.
3. When C-InPUT IS high and s- input is LOW, NEGATIVE TRANSITION AT T-INPUT RESETS BISTABLE.
4. When both c-input and s-input are high, negative transitions at t-input alternatly Sets and rese ts bistable.
5. NEGATIVE TRANSITION AT SD - INPUT SETS bistable.
6. negative transition at cd-input RESETS BISTABLE.
7. LOW AT SO-INPUT HOLDS BISTABLE IN SET CONDITION, OVER-RIDES T-INPUT.
8 Low at CD-input holdos bistable in RESET CONDITION, OVER-RIDES T-INPUT.

## Input Circuits (Fig. 1 $\beta$ and 29)

3.29 The data signal under test is coupled in through POL (polarity) switch S8, LOOP CURRENT switch S12, and resistors A5R4 and A5R5 to the input of electronic relay A5QlA506. The signal at the output of the relay is coupled through inverter 11 to become logic-level data signal


Fig. 13 - Input Network Timing MS. MS is coupled through inverter 12 to become signal MS . When MS is high (Mark condition), it produces a low at the output of 14, which lights SIG MARK ON indicator lamp DS6. Each negative transition of MS is coupled through shaper SH-1 to produce positive spikes MSP at the output of I3.
3.30 When the data signal under test is connected to the Analyzer via INPUT SIG jack J1, inputs from TB1 and J2 are disconnected at J1 contacts, opened when a phone plug is inserted in J1. POL switch S8 adjusts the input circuits to accept either normal polarity (low Mark) signals. With S 8 set to ( + ), a normal polarity input signal produces a normal polarity output signal MS. With S 8 set to (-), a reverse polarity input signal produces a normal polarity output signal MS. When LOOP CURRENT pushbutton switch S12 is depressed, meter bridge rectifier A5CR8-CR11 is connected in series with the input loop. Front-panel meter Ml then reads loop current. With INPUT switch S9 set to 20 or $10 / 30$, the input loop is loaded by 300 -ohm resistor R1. With S 9 set to 60 , the loop is loaded by 100 -ohm resistor R 2 . When 59 is set for either 20 or 60 , the loop connects via A5R26 to the neutral input of the relay. With S9 set to Hi-Z or HUB, 43 k ohm resistor R4 is connected in series with the loop. With S9 set to HUB, resistor R27 connects across both inputs to the relay. With S9 set to EIA, only resistors A5R4 and A5R5 are in series with the loop. Electronic relay A501-A5Q6 isolates the external loop from the rest of the Analyzer circuits . FILTER switch S7, when set to IN, connects capacitor A5C3 across the loop to filter out noise and transients.

Time-Base Circuits Fig. 1f and 30)
3.31 With BIT RATE range switch $S 1$ set to range $A$, as shown, the oscillator frequency
is controlled by the 1.92 mHz crystal, Y7, and output gate G18 is enabled. The negative transitions of the 1.92 mHz signal from the oscillator step downcounter FFl FF8. The l-output of each bistable, therefore, provides a different output frequency as follows:

OUTPUT
OSC OUT

FF1

FF2

DIVIDE 1, 92 MHZ BY
$1(200 \mathrm{X} \mathrm{9600)Hz}$

2

4
(200 X 2400) Hz

OUTPUT
FF3
FF4 16
FF5 32
FF6
FF7
FF8
256
(192) *

FREQUENCY
(200 X 1200) Hz
(200 x 600) HZ
(200 X 300) Hz
(200 X 150) Hz
(200 X 75) Hz
(200 X 37.5) Hz
(200 X 50) Hz
*Downcounter FF1-FF8 divides by 192 instead of the normal 256 When FF1 and FF2 are implemented to divide by 3 instead of the normal 4 (Fiq. 14).
3.32 The setting of BIT RATE select switch S 1 determines which gate of $G 1$ through G11 is enabled. For each bit rate selected, the gate enabled connects the correct 200 x bit rate signal to G18. The negative transitions of the output signal ( 200 x bit) then occur at 200 times the bit rate selected. When the BIT RATE select switch is set to EXT, gate $G 1$ is enabled, thus permitting an external 200 x bit signal to be coupled through amplifier Q1-Q2 to output gate G18.
3.33 When the BIT RATE select switch is set to rate 50, the output of gate G20 goes low to enable gate G21 and disable gate G22. Bistables FF1 and FF2 then divide by 3 instead of the normal 4 (Fig. 14). The l-output of FF8 is then 1.92 mHz divided by 192, or ( 200 x 50 ) Hz .
3.34 When the BIT RATE range switch is set to range $B$, output gate G18 is disabled and output gate G19 is enabled. Also the 1.92 mHz crystal, Y7, is disconnected and the oscillator is controlled by one of the optional crystals of Y1 through Y6. The first six positions of the BIT RATE select switch select the optional crystals. When each crystal of Y 1 through Y 6 is selected, the corresponding gate of G12 through G17., respectively, is enabled. The six gates are strappable

A. DIVIDE BY 4
osc

FF 2

A. Divide by 3

Fig. 14- Time Base, Divide-By-Three Function
to connect either they $\dot{\overline{1}} \cdot \dot{\overline{16}}$. or $\dot{\overline{32}}$ signal to output gate G19. Selection of optional crystal frequencies and gate strapping are explained in 1.21 and 4(F).

## Sync Circuits (Fig. 31

3.35 Time-base signal 200 x bit is coupled through G13 and G15 to toggle FF6. FF6 divides 200 x bit by two to produce 100 x bit signal DC at the output of G18. DC is coupled to the distortion counter circuits (not shown) where it is divided by 100 to produce 1 x bit signal BT .

Synchronous (Fig. 31)
3.36 When MS is synchronous, the sync circuits add pulses to and subtract pulses from DC as required to synchronize $B T$ rate and phase with MS.

Subtracting (Fig. 15A, 15B, and 31)
3.37 When $B T$ rate is fast (Eig. 15A) with respect to MS rate, BT will be high during the negative transitions of MS. When BT is high, gates G2 and G5 enable the 0-outputs of FF1 and FF2. MS steps counter FF1-FF3. At each fourth negative transition of MS, G10 goes low, causing G11 to go high. With G11 high, the next negative transition of 200 x bit resets FF4. With FF4 reset, the next negative transition of 200 $x$ bit resets FF5. The resultant positive transition at the 0-output of FF5 produces a negative transition at the output of $G 8$, which resets $F F 3$. During the time when $F F 4$ is reset and FF5 is set, G12 goes low (Fi g. 15 B). The low disables G13 just long enough to subtract one pulse from 200 x bit at the output of $G 13$. Since each fourth negative transition of $M S$ thus initiates the removal of one pulse in 800 from 200 x bit, the effect is to remove $1 / 2$ pulse in 400 from 100 x bit signal DC. This function produces only a slight corrective shift in the phase and rate of BT. In this way, pulses are subtracted from DC until BT shifts into phase and rate with MS.

Adding (Fig. 15C, 15D, and 31)
3.38 When BT rate is fast with respect to MS rate, BT will be high during the negative transitions of MS. When $B \bar{T}$ is high, gates G1 and G4 enable the 1-outputs of FF1 and FF2. MS steps counter FF1-FF3. At each fourth negative transition of MS, G9 goes low, causing G11 and 11 to go high. With G 11 high, a pulse is subtracted from 200 x bit as described in 3.37 above. The high at the output of 11 enables G14. G14 is enabled just long enough to pass one 200 x bit pulse through G14 and G16. The pulse is added to 100 x bit (DC) at the output of G18. The sum effect of having subtracted $1 / 2$ pulse in 400 from DC having added one pulse in 400 to DC is the addition of $1 / 2$ pulse in 400 to $D C$. This function produces a slight corrective shift in the phase and rate of BT. In this way, pulses are added to DC until BT shifts into phase and rate with MS.


Fig. 15 - Sync Network Timing, Synchronous

## Noise Rejection (Eig. 31)

3.39 Note in the timing diagram (Fig. 1FA and 15C) that when BT is fast (early) counter FF1-FF3 down counts (7-6-5-4). Note (Eig. 15B) that when BT is slow (late) counter FF1-FF3 up counts (0-1-2-3). Count 4 on the downcount initiates the subtract function. Count 3 on the upcount initiates the add function. Counter FF1-FF3 therefore permits only every fourth negative transition of MS to initiate an add or subtract function. If data signal MS contains noise spikes, they will step the counter but will not initiate the add or subtract functions. The noise spikes will not initiate false add or subtract functions because they occur in random order. That is, as many will occur late as early. They will therefore step the counter alternately up and down, never reaching count 3 or 4. Only the negative transitions of $M S$ are able to complete a count to initiate a true add or subtract function.

Start-Stop Fig. $1 \$$ and 31)
3.40 When the data signaI under test is start-stop (Fig. 16), the start-stop sync network inhibits DC (at G15) shortly after the first transition of each stop element of MS and enables DC (at G15) at the first transition of each start element. This function synchronizes DC with the first transition of each start element of data signal MS.

## Transition Counter

3.41 DC is coupled to the distortion counter circuits (Fig. 32) where it is divided by 100 to produce 1 x bit timing signal BT. BT steps the transition counter (Fig. 32). Each of the ten output lines (TO through T9) go low during their corresponding transition of data signal MS. (Fig. 21). Lines $\overline{\mathrm{TO}}$ and $\overline{\mathrm{TO}}$ through $\overline{\mathrm{TO}}$ are coupled to the sync circuits (Fiq. 31).

Reset Signal RST (Fig. 16 and 31)
3.42 With the $S / S$ CODE LEVEL switch set to $5, \overline{\mathrm{~T} 6}$ connects via 16 to FF7. Each positive transition of $\overline{T 6}$ resets FF7 prior to the first transition of each start element of MS . The next MSP spike occurs at the first transition of the start element and is inverted by G19 to set FF7. When set, FF7's l-output goes high


Fig. 16- Sync Network Timing, Start-Stop to produce a low at the output of G20, which disables G19. Therefore, no further MSP spikes are able to be coupled through G19 until T6 again resets FF7. Reset signal $\overline{\mathrm{RST}}$ is thus produced at G19. $\overline{\mathrm{RST}}$ then consists of a train of spikes that coincide with the first transition of each start element of MS.

Page 36

## Sychronization (Fig. 16 and 31)

3.43 Since FF7 is set at the first transition of each start element and reset a half unit later, the output of G21 inhibits DC during the stop element of each MS character, and enables DC at the first transition of each start element.

Stop Transfer Siqnal ST (Fig. 16 and 31)
3.44 When G21 goes low, G22 goes high, producing a low at the output of G23. When TO goes high, G22 goes low, producing a high at the output of G23. The output of $G 23$ (ST) is, therefore, low during the first transition of each start element of MS.

## Distortion Counter Circuits Fiq. 32

3.45 The negative transitions of timing signal DC ( 100 x bit) step the distortion counter repeatedly from count zero to 99 . Both decades repeatedly count from zero to 9 and reset to zero at count ten. The first decade (units) is stepped by DC and the second decade (tens) is stepped by each count ten reset of the first decade.

Decade Weighting Fig. 17 and 32)
3.46 The binary coded decimal (BCD) notation of the outputs of each decade has $1-2-4-2$ weighting instead of the normal 1-2-4-8 weighting (Table V]. Up to count four, the decade counts as a conventional binary counter. At count five, however, G1 goes negative to set FF2 and FF3, which resets FF4. This function steps the count to five (1-2-4-2 weighting). The decade then continues to count as a conventional binary and, at count ten (1-2-4-2 weighting), resets to count zero.

TABLE V

DECADE WEIGHTING

| $1-2-4-8$ | WEIGHTING |  | $1-2-4-2$ |
| :---: | :---: | :---: | :---: |
| $0000=0$ | $0101=5$ | $0000=0$ | $1011=5$ |
| $0001=1$ | $0110=6$ | $0001=1$ | $1100=6$ |
| $0010=2$ | $0111=7$ | $0010=2$ | $1101=7$ |
| $0011=3$ | $1000=8$ | $0011=3$ | $1110=8$ |
| $0100=4$ | $1001=9$ | $0100=4$ | $1111=9$ |

3.47 As counter outputs FF1, FF2, FF3, $\overline{\mathrm{FFF}}, \mathrm{FF} 5, \mathrm{FF} 6, \overline{\mathrm{FFT}}$, and FF8 up count from zero to 99, the complementary outputs FF1, FF2, FF3, FF5, FF6, FF7, and FF8 down-count from 99 to zero.

Transfer Gates Fig. 18 and 32)
3.48 Since BT is low during count zero to 49 and high during count 50 to 99, transfer gates G7 through G20 alternately connect the upcount and downcount (iq. 18) to the S-inputs of distortion register FF2 through FF8. The BCD count applied to the S-inputs of the distortion register, therefore, steps repeatedly from 50 to zero to 50 .

Note: Transfer gates G7 through G20 invert and therefore transform the upcount to a downcount and vice versa.

Distortion Reqister Circuits (Fig. 18 and 32)
3.49 The 50-to-zero-to-50 count applied to the S-inputs of the distortion register reaches count zero at the ideal time position of each transition of data signal MS. Transfer pulse $\overline{X F R}$ occurs at the actual time positions of the transitions of MS. Each time an XFR pulse occurs, it transfers the count into the distortion register. There the count is stored until the next XFR pulse transfers a new count. If MS is not distorted, the count transferred will be zero. If MS is distorted (early or late), the count transferred is numerically equal to the per cent of displacement (0-50\%).

## D/A Converter Circuits (ig. 32)

3.50 The BCD count stored in the distortion register is coupled through gates G1
through G7, in the D/A converter circuits, to amplifiers AM1 through AM7. The sum of the resultant currents in resistors R4, R8, R12, R16, R20, and R28 deflect meter M1 to the decimal equivalent of the stored BCD count.

Example: Assume that an MS transition occurs 23 per cent late ( $23 \%$ early). XFR transfers $B C D$ count 23 (0010 0011) into the register. This produces highs at the l-outputs of FF7, FF2, and FF3. The three highs produce lows at the outputs of AM1, AM2, and AM6. The sum of the resultant currents in R4, R8, and R24 defleet M1 to read 23 per cent.
Page 38

Add 1 Per Cent (ig. 32
3.51 Note in Eig. 18 that the distortion counter counts correctly from zero to 49 (late distortion) but then steps to count 49 again, skipping count 50 . On the downcount from 49 to zero (early distortion), the counter, therefore, always registers one count short. For example, if an MS transition is displaced 20 per cent in advance (early) of its ideal time position, the count transferred will be 19 (one count short). To compensate for early distortion mea surement, FF9 in the distortion register adds to a steady count of one to the D/A converter during the entire downcount.

MARKING and SPACING Indicator Lamps (ig. 32)
3.52. When a data signal (MS) Space-to-Mark transition occurs early, MS and"BTina high, producing a high at the output of IS, which sets FF1 to light the MARKING indicator lamp.
3.53 When an MS Space-to-Mark transition occurs late, MS and BT are low producing a high at the output of G5-G6, which resets FF1 to light the SPACING indicator lamp.
3.54 When an MS Mark-to-Space transition occurs early, BT and MS are low, producing a high at the output of G5-G6, which resets FF1 to light the SPACING indicator lamp.
3.55 When an MS Mark-to-Space transition occurs late, MS and BT are high, producing a high at the output of 15 , which sets FF1 to light the MARKING indicator lamp.

Transfer Circuits Fig. 32
3.56 Transitions of data signal MS initiate $\overline{\mathrm{XFR}}$ transfer pulses in accordance with 3.57 through 3.60 below.

Bias Distortion (Fig. 9A, 20A, and 32)
3.57 With MODE switch S3B set to BIAS, it disables G2 and enables G1. Each negative transition of $\overline{\mathrm{MS}}$, therefore, produces a negative spike at the output of $\mathrm{G1}$. Each time a negative spike occurs it resets FF1, producing a high at the output of G5, which resets FF2. When the l-output of FF2 goes low, it sets FF1 and drives the output of $G 4$ high to set $F F 2$ and drive the output of $G 5$ low. A positive spike is therefore produced at the output of $G 5$ for each negative transition of MS. The positive spike at the output of G5 enables G7 long enough to. permit. one positive pulse of CBT to be coupled through $G 7$ to become transfer pulse $\overline{\mathrm{XFR}}$. The other inputs of $\overline{\mathrm{G}} \overline{\mathrm{C}}{ }^{\mathrm{P} \overline{P T}, ~} \overline{\mathrm{G}} \overline{\mathrm{V}}, \overline{\mathrm{ST}}$, and DC) are all high at this time.

End Distortion Fig. 20 and 32)
Note: End distortion does not apply to synchronous operation. During synchronous operation, S/S CODE LEVEL switch S10A disables gate G2.
3.58 With MODE switch S3B set to END, it disables G1 and enables G2. Each negative transition of MS, therefore, produces a positive spike at the output of G5. Each spike initiates an XFR pulse except the spike produced by the first transition of each start element. During the time of that transition, ST is low to disable G7.

Peak Distortion Fig. 19B, 20C, and 32)

Note: For synchronous operation, where end distortion does not apply, S/S CODE LEVEL switch disables G2.
3.59 With MODE switch S3B set to PEAK, it enables G1 and G2 in


Fig. 19 - Transfer Network Timing, Synchronous the transfer circuits and enables FF10 in the distortion register circuits. Each negative transition of MS and MS produces a positive spike at the output of G5. These spikes can produce an $\overline{M S}$ pulse only when PT is high. PT will be high only when the comparator network sets FF10 in the distortion register circuits. The comparator network maintains FF10 in the set condition only when the BCD count at the input to the distortion register exceeds the BCD count at the output of the distortion register.

Individual Transitions (Fig. 2DD, 21 and 32)
Note: Individual transition measurement does not apply to synchronous operation. During synchronous operation, S/S CODE LEVEL switch S 10A disables G6.
3.60 In the distortion counter circuits, BT steps the transition counter (Eiq. 21). The transition counter output produces a low on each of lines T1 through T9 during the time of the corresponding transitions (first through ninth) in each character of MS. If, for example, TRANSITION SELECT switch $S 2$ is set to 3, it corrects line T3 to gate G6 in the transfer circuits. Gate G6 will therefore enable G7 to produce an $\overline{X F R}$ pulse only during the time of the third transition of each character. Only the third transition of each character can, therefore, initiate a transfer pulse. The MODE switch may be set to either PEAK, BIAS or END.

Reset Network (ig. 32
3.61 When DISPLAY RESET switch $S 13$ is momentarily set to MAN, the resultant negative transition is coupled through SH1, AMI, and AM2 to reset the distortion register. When set to AUTO, the resultant high at the output of 13 enables $G 2$ to pass the reset pulses produced by the $5-\mathrm{Sec}$ timer. The timer produces a reset pulse every five seconds.
page 40

A. BIAS DISTORTION

C. MAAR DISTORTIOM

-. END DISTORTION

D. DLAS DISTORTION
THIRO TRANSITION

Fig. 20- Transfer Network Timing, Start-Stop

## Reset Signal RST (Fig. 32)

3.62 During stop-start operation, RST consists of a train of spikes that reset the distortion counter and transition counter at the first transition of each start element.

Parity Error Circuits (Fig. 22 and 33)
3.63 The parity error circuits may be strapped at the output of FF3 for either even or odd parity error detection. When strapped for even parity, the circuits emit a parity error pulse $\overline{P E}$ each time a character of data signal MS contains an odd number of Mark elements. When strapped for odd parity, the circuits emit a $\overline{\mathrm{PE}}$ pulse each time a character off data signal MS contains an even number of Mark elements.

Note: Parity error detection applies only when MS is an 8level code start-stop signal.

Even Parity (Fig. 22 and 33)


Fig. 21 - Transition Counter Timing
3.64 With T9 and ST high, BT is able to pass through G8. to produce a train of spikes at the output of SH-4. The spike train steps FF3 in accordance with MS applied to the $S$ - and C-inputs. If MS contains an even number of Mark elements, the 1-output of FF3 will be low when $S T$ goes low. Since the 1 -output of FF3 is low, G9 is disabled and the spike produced by ST at the output of 16 is unable to pass through G9. If MS contains an odd number of Mark elements, the 1-output of $F F 3$ will be high when ST goes low. Since the 1-output of $F F 3$ is high, G9 is enabled and the spike produced by ST at the output of 16 passes through $G 9$ to become parity error pulse $\overline{\mathrm{PE}}$.

Odd Parity Fig. 22 and 33)
3.65 The circuit function is the same as that described above except the 0-output of FF3 enables or disables G9 (Fig. \&2). An even number of Mark elements in MS, therefore, produces a PE pulse and an odd number of Mark elements does not.

Parity Error Indicator Lamp Fig. 22 and 33)
3.66 PARITY ERROR indicator lamp DS5 lights each time a PE pulse is emitted. It then remains lit until PARITY ERROR switch S11 is set to either OFF or RESET.

Reset Signal RST Fig. 24 and 33)
3.67 $\overline{\text { RST }}$ resets resets the parity error circuit at the first transition of each start element.

Bit Error Circuits (Fig. 2 $\beta$ and 33)
3.68 The bit error circuits detect bit errors in either reversal pattern or pseudo random pattern signals. Detection is accomplished by comparing the signal under test (MS) with an identical internally generated signal. As long as the two signals coincide, no errors exist. Should MS lose a bit, the two signals will not coincide during the time of the missing bit and the error is detected. Each time a missing bit is detected, the bit error circuits emit an error pulse (EP) The bit error circuits are clocked by three spike trains (SP, BTP, and BTP), all of which are derived from $1 \times$ bit timing signal $B T$ when the rear-panel BIT CLK switch A12S1 is set to INT. With the BIT CLK switch set to EXT, the spike trains may be derived from an external 1 x bit timing signal that is coupled in through amplifier Q5-Q6.

Reversal Pattern Error Detection Fig. 23 and 33)
3.69 Spike train BTP ( 1 x bit) steps reversal pattern generator FF3, producing reversals at the 0-output. The bit rate of the reversal pattern is the same as the bit rate of the reversal pattern signal under test (MS) . MS is coupled into FF1, producing a delayed replica of MS at the output of FF1. When PUSH TO SYNC switch S5 is momentarily depressed, it permits the next $S P$ spike to set $F F 2$, which remains set until the next $S P$ spike resets it. While FF2 is set, its l-output enables G1 and G2. During the time they are enabled, G1 and G2 permit the output of FF1 to control the stepping of FF3. The output of FF3 is thus synchronized with the delay replica of MS at the output of FF1.

## Comparison (Fig. 23 and 33)

3.70 With MODE switch S 3 B set to REV, it enables G10, and, since FF2 is normally reset, it enables G4. The reversal pattern at the output of FF3 is, therefore, applied to one input of G5 and its complement to one input of G6. The delayed replica of the reversal pattern under test and its complement are applied to the other input of $G 5$ and $G 6$, respectively. Since the two reversal patterns at the inputs to $G 5$ are in phase and the two reversal patterns at the input to $G 6$ are in phase, the output of G5-G6 (G) is at a constant low to disable G12.

Error Pulse Fig. 23 and 33)
3.71 Should MS lose a bit, G will go high during the time of the missing bit. G12 is thus enabled long enough to pass one SP spike, which becomes error pulse at the output of G12.

## Pseudo Random Pattern Generator

 (Fig. 24 and 33)3.72 The bit error circuits contain a pseudo random pattern generator that consists, essentially, of the two 5-bit shift registers, bistable FF4, and gates G7 and G8. The output of G7-G8 feeds back through 15, Gil, G4, and 12 to the input of the first 5bit register. Depending on the strapping of the connection between the two 5-bit registers, the generator produces either a 511-bit pattern or a 2047-bit pattern. For the 51 l-bit pattern, the strapping bypasses the last two bistables in the first 5-bit register. The two 5-bit registers plus FF4 then constitute a 9-bit shift register. For the 2047-bit pattern, the strapping connects the output of the


Fig. 23 - Bit Error, Reversals, Timing


Fig. 24 - Pseudo Random Pattern Generator
first 5 -bit register to the input of the second register. The two 5 -bit registers plus FF4 then constitute an n -bit shift register. The input to amplifier Q1-A4 maybe strapped to connect either the random signal or its complement to front-panel connector TP1. A timing diagram for a random pattern generator using a 9-bit or 11-bit shift register, would be unwieldy. Therefore, a hypothetical random pattern generator using a 3-bit shift register is shown in Fig. 24 and described below. Before the first clock spike occurs, the three bistables maybe in any state. In Fig. 24 it is assumed that $A$ is reset and Band C are each set. G, therefore, is high. The clock spikes then clock $G$ into $A$ to produce the random pattern. The random pattern repeats itself every 7 bit and is therefore a pseudo random pattern. The relationship between the number of bistables in the shift register and the number of bits in the random pattern is given by the following expression: $2^{\prime \prime}-1=$ number of bits, where N is the number of bistables. The hypothetical generator (Fig. 24) using a 3 -bit register therefore produces a 7 -bit random pattern: $2^{3}-1=8-1=7$. The actual generator (Fiq. 33) using a 9 -bit register produces a 51 l-bit random pattern: $2-1=512-1=511$. The actual generator using an 1 l-bit register produces a 2047bit random pattern: $2^{11}-1=2048-1=2047$.

Random Pattern Error Detection (ig. 33)
Note: To detect errors in the pseudo random pattern, the data signal under test (MS) must consist of a pseudo random pattern signal identical to the pattern produced by the internal pseudo random pattern generator. The correct pseudo random pattern signal may be obtained from one of two sources: either from the TEST SIG OUTPUT of another Analyzer DMS-303A or from Pattern Generator PG-303A.
3.73 Spike train BTP steps the pseudo random pattern generator to produce a random pattern identical to the random pattern that constitutes the data signal under test (MS). When PUSH TO SYNC switch S5 is momentarily depressed, the next SP spike sets FF2. When S 5 is released, the next SP spike resets FF2. While set, FF2 disables G4 (disrupting the random pattern generator feedback) and enables G3. While enabled, G3 feeds the incoming pseudo random pattern into the pseudo random pattern generator. When FF2 resets to its normal condition. G3 is disabled and G4 is enabled. The random pattern from the generator is then synchronized with the incoming random pattern. The two signals will be coincident at the inputs to $G 5$ and $G 6$, producing a constant low at the output of G5-G6 (G). G12 is therefore disabled. Should MS lose a bit, G will go high to enable G12 long enough to pass one SP spike, which becomes error pulse $\overline{E P}$ at the output of G12.

## Error Counting Circuits (Fig. 33)

3.74 With MODE switch S3B set to PARITY COUNT, it enables G4 in the error counting circuits to pass all parity error pulses (PE) to the input of the error counter. With MODE switch S3B set to either REV or RAND, it enables G12 in the bit error circuits to pass any bit error pulses $\overline{E P}$ to the input of the error counter.

## Error Counter (ig. 33)

3.75 The error counter, consisting of two decade counters, counts up to $50 \overline{\mathrm{EP}}$ or $\overline{\mathrm{PE}}$ or $\overline{\mathrm{PE}}$ pulses. The BCD output of the counter is continuously monitored by the D/A converter circuits. The $D / A$ converter converts the $B C D$ output of the error counter to an equivalent analog current that drives front-panel meter Ml. Each time an error pulse ( PE or $\overline{\mathrm{EP}}$ ) occurs, the counter steps up 1 count and the meter pointer advances one division. When 51 errors have occrred and the counter reaches count 51, G5 goes low to light OVERFLOW indicator lamp DS4, and it is coupled through G3 to inhibit the error counter and disable G1, which inhibits the input to the interval counter. The error count and interval count then stop until the error counter decades are reset to count zero by one error count reset pulse (ECR) from the output of the reset circuits (see 3.77 below) . With the error counter reset to zero, G5 goes high to extinguish OVERFLOW indicator lamp DS4, and to enable the error counter and interval counter. Then the parity error or bit error count begins again.

Interval Counter (iq. 33)
3.76 While the error counter is counting parity or bit errors, the interval counter is counting SP spikes which occur one per data-signal (MS) bit. The internal counter, consisting of six decade counters, can count as high as 106 data-signal bits. ERROR COUNT INTERVAL switch $S 4$ connects the output of either the second, third, fourth, fifth, or sixth decade to the T-input of FF1. When the selected number of MS bits ( $10^{2}, 10^{3}, 10^{4}, 10^{5}$, or $10^{6}$, respectively) has occurred, the wiper of S4A goes low to reset FF1. The high at the 0-output of FF1 lights COUNT COMP indicator lamp DS3 and produces a low at the output of 12 to inhibit the input to the error counter and interval counter. The 1-output of FF1 goes low to enable the automatic section of the reset circuits (see 3.77 below) . Since the error counter is inhibited, the meter indicates how many bit errors have occurred during the error-count interval.

## Reset Circuits (Fig. 33)

3.77 When DISPLAY RESET switch S13 is momentarily depressed to the MAN position, the resultant negative transition connects SH1 and AM 1 to be one error count reset pulse $\overline{E C R}$. $\overline{E C R}$ and ECR set AHFF1 and reset the interval counter and error counter. When S1 is set to AUTO, it enables G2. With G2 enabled, ECR and $\overline{\mathrm{ECR}}$ are produced automatically five seconds later by the 5 -second timer. The timer is disabled by the l-output of FF1 until the internal count reaches the selected count. At that time CS enables the timer and five seconds later ECR and ECR reset the two counters and set FF1. With FF1 set, its l-output disables the reset circuits.

TABLE VI

MAJOR SIGNAL FUNCTIONS

| SIGNAL | DEFINITION | FUNCTION |
| :---: | :---: | :---: |
| $\frac{\mathrm{MS}}{\mathrm{MS}}$ | Mark-Space | Logic-level (+5-volt Mark, 0-volt Space) replica of data signal under test. |
| MSP | Mark-Space pulse | Train of positive spikes that coincide with negative transitions of MS. |
| 200 X BIT | ------------- | Time-base signal, square-wave, negative transitions occur at 200 times the bit rate of MS . |
| $\frac{\mathrm{CTB}}{\mathrm{CTB}}$ | Corrected time base | $200 \times$ bit timing signal derived from 200 X BIT and synchronized with MS. |
| DC | Distortion count | $100 \times$ bit timing signal derived from CTB. |
| $\frac{B T}{B T}$ | Bit time | $1 \times$ bit timing signal derived from DC. |
| 1 and $\overline{1}$ through 40 and 40 | -------------- | Binary coded decimal (BCD) output of distortion counter. Derived from counting negative transitions of DC. Steps from 50 through 0 through 50 during the interval of each MS bit. |
| $1 \%$ through 40\% \& ADD 1\% | ------------- | BCD output of distortion register. Derived from BCD output of distortion counter. |
| $\overline{\mathrm{XFR}}$ | Transfer pulse | Train of spikes that coincide with transitions of MS. Each spike initiates transfer of BCD output of distortion counter into distortion register. |
| ST | Stop transfer | During start-stop operation, inhibits $\overline{\mathrm{XFR}}$ during time of first transition of each start element of MS. |


| SIGNAL | DEFINITION | FUNCTION |
| :---: | :---: | :---: |
| $\frac{\mathrm{RST}}{\mathrm{RST}}$ | Reset pulse | Train of spikes that coincide with the first transition of each start element of MS. Resets distortion counter and parity error circuits at that time. |
| PT | Peak transfer | For peak distortion measurement, inhibits $\overline{\text { XFR except when BCD count at input to dis- }}$ tortion register exceeds BCD count at output. |
| $\frac{\overline{T 0}}{\overline{T 9}}$ through | Transition | During start-stop operation, each line provides a low pulse at the time of corresponding transition (of 0 through 9) of each character. |
| $\frac{E L}{E L}$ | Early-late | Lights MARKING or SPACING indicator lamp as required. |
| $\overline{\text { PE }}$ | Parity error | For parity error detection (When MS is 8level code start-stop), a $\overline{\text { PE }}$ pulse occurs for each character of $\overline{\mathrm{MS}}$ that contains parity error. |
| $\overline{\mathrm{EP}}$ | Error pulse | For bit error detection (When MS is synchronous reversal or pseudo random), an $\overline{E P}$ pulse occurs each time MS loses a bit. |
| CTl thru CT40 | - | BCD output of error counter. Count reflects number of $\overline{P E}$ or $\overline{E P}$ pulses that occur during a given interval. |
| SP | Spikes, positive | Train of spikes that coincide with transitions of MS. Steps interval counter. |
| OP | Operate | Disables interval counter during manual synchronization of MS and internal reversal of pseudo random pattern. |
| $\overline{\text { CS }}$ | Count stop | Enables automatic reset circuits when interval count is complete. |
| $\frac{\mathrm{ECR}}{\mathrm{ECR}}$ | Error count reset | Resets error counter and interval counter either when DISPLAY RESET switch is momentarily set to MAN or automatically, five seconds after error count reaches count 51 (overflow). |

## (E) Power Supply Circuits (Fig. 29 and 26)

3.79 Operating voltages for the Analyzer circuits are obtained from three separate, but interrelated, regulated power supplies furnishing outputs of +15 volts, -15 volts, and +5 volts. The essentials of these power supplies are depicted in the functional block diagram of Fig. 36. One power transformer is used for the three supplies; full-wave rectification, in conjunction with center-tapped secondary windings, is also used in all three cases. Rectifiers CR3 and CR4 are connected inapposite polarity to the other rectifiers, as required to furnish a negative 15 -volt output with respect to ground. The Zener reference diode for the +15 -volt supply is also used as the reference source for the +5 -volt supply. The remaining circuitry of these supplies is conventional in configuration and in circuit details. The $S$-volt power supply employs a series-regulator circuit with a protective over-voltage circuit connected across the output terminals. The 5-volt supply is the operating power source for all the integrated-circuit modules of the Analyzer. For this reason, prevention of an overvoltage condition at the output of this supply is essential. An over-voltage condition would probably result in the destruction of many of the integrated-circuit modules in a small fraction of a second.
3.80 The over-voltage protection circuit (Fiq. 2F) functions in the following manner. Under normal operating conditions Zener diode VR3 is back-biased (nonconducting), thereby keeping transistor $Q 9$ in a cutoff state. The SCR (CR7) is thereby also nonconducting, since its gate electrodes at ground ( 0 -volt) potential when Q9 is nonconducting. Any over-voltage condition of greater than 7.5 volts will cause Zener VR3 to break down and will thereby turn on both Q9 and CR7 to full conduction. The fully conducting SCR effectively short-circuits the power supply and blows defuse F 3 , which is located at the input to the series regulator stage. This removes the supply from service. The circuit operates automatically and is self-resetting after the fuse is replaced and the fault condition is remedied.


Fig. 25- Over-Voltage Protection Network
3.81 Each of the three supplies contains a series defuse for the purpose of shortcircuit protection. It should be noted that a momentary short circuit will not normally cause a fuse to open; the short-circuit condition must be sustained in order to blow the fuse. In either case, full protection is provided for all circuit components.


Fig. 26- Power Supply Circuits - Block Diagram








## 4. MAINTENANCE

4.01 This section provides performance, troubleshooting, repair, and field installation procedures for the Analyzer. For schematic and parts location diagrams, see Fig. 34 through 55.

## (A) Required Test Equipment

4.02 Table VII lists test equipment required for maintenance.

TABLE VII
REQUIRED TEST EQUIPMENT

| NAME | COMMON NAME | FUNCTION |
| :--- | :--- | :--- |
| Oscilloscope, Tektronix <br> type 535, or equivalent | Oscilloscope | For waveform observation. |
| Multimeter, KS-14510-L1, <br> or equivalent | Multimeter | For voltage and resistance <br> measurement. |
| Pattern Generator, PG-303A, <br> or equivalent | Pattern Generator | To provide test pattern signals. |

(B) Performance Tests
4.03 Perform the procedures outlined in 4.04 through 4.07 in the order given.

## Preliminary Procedure

4.04 Perform the following initial procedure.
(a) Connect power cord to rear-panel receptacle.
(b) Set POWER switch on.
(c) Set INPUT switch to EIA.


Fig. 34 - Parts Locations - Chassis
(d) Set POL switch to (+).
(e) Set FILTER switch to OUT.
(f) Set S/S CODE LEVEL switch to 8 .
(9) Set PARITY ERROR switch to ON.
(h) Set DISPLAY RESET switch to OFF.
(i) Set ERROR COUNT INTERVAL s witch to $\boldsymbol{\infty}$.
(j) Set MODE switch to BIAS.
(k) Set TRANSITION SELECT switch to ALL.
(1) Set BIT RATE switch to range A and select rate 37.5.
(m) Connect low-level signal from Pattern Generator PG-303A to INPUT SIG jack on Analyzer.
(n) Adjust Pattern Generator for 37. 5-baud, low-level (EIA), zero per cent bias Marking distortion, 8-level code start-stop (selected characters programed for reversal pattern, making first information bit a Mark).
(o) On Analyzer, meter should indicate zero. SIG MARK ON indicator lamp should light.

## Distortion Circuits Check-Out Procedure

4.05 Continue with following procedure to check performance of distortion measuring circuits.
(a) Adjust distortion of pattern Generator in 1 per cent steps from zero to 8 per cent. Analyzer meter indication should follow. MARKING indicator lamp should light.
(b) Adjust distortion of pattern Generator to 40 per cent Spacing bias. Analyzer meter should indicate 40 per cent $\pm 2$ per cent. SPACING indicator lamp should light.
(c) On Analyzer, set MODE switch to END.
(d) Adjust Pattern Generator to 40 per cent Spacing end. Analyzer meter should indicate 40 per cent. SPACING indicator lamp should light.
(e) Adjust distortion of pattern Generator to 40 per cent Marking end. Analyzer meter should indicate 40 per cent. MARKING indicator lamp should light.


Fig. 35 - Parts Locations - PC-Card AI
(f) On Analyzer, set BIT RATE switch to each bit rate, setting Pattern Generator bit rate to comes pond. At each setting, Analyzer meter should indicate 40 per cent.
(g) On Analyzer, Set BIT RATE switch to 75 and set Pattern Generator bit rate to 75 .
(h) On Analyzer, set $S / S$ CODE LEVEL switch to 5, 6, and 7, setting Pattern Generator to correspond. At each setting, Analyzer meter should indicate 40 per cent.
(i) Set S/S CODE LEVEL switch to 8.
(j) Set TRANSITION SELECT switch to each setting of 1 through 9. (Depress DISPLAY RESET switch to MAN at each setting.) At each even number setting, meter should indicate 40 per cent.
(k) Set MODE switch to BIAS.
(1) Adjust Pattern Generator for bias distortion.
(m) Set TRANSITION SELECT switch to each setting of 1 through 9. (Depress DISPLAY RESET switch to MAN at each setting.) At each odd number setting, meter should indicate 40 per cent.
(n) Set TRANSITION SELECT switch to ALL.
(o) Set MODE switch to PEAK. Meter should indicate 40 per cent.
(p) Adjust Pattern Generator for 20 per cent distortion. Analyzer meter should hold at 40 per cent.
(q) Momentarily depress DISPLAY RESET switch to MAN. Meter should reset to zero and then deflect to 20 per cent and hold.
(r) Set DISPLAY RESET switch to AUTO. Meter should reset every five seconds. (Pointer will not have time to fall to zero.)


Fig. 37 - Parts Location - PC-Card A2
(s) Set S/S CODE LEVEL switch to SYNC. Set Pattern Generator to provide a synchronous reversal signal with 40 per cent bias Marking distortion. Analyzer meter should reset every five seconds.
(t) Set MODE switch to BIAS. Meter should indicate 40 per cent. MARKING indicator lamp should light.
(u) Set POL switch to (-). SPACING indicator lamp should light. Set POL lamp to (+).

## Parity Error Circuits Check-Out Procedure

4.06 Continue with following procedure to check out performance of parity error detection and counting circuits.
(a) Set MODE switch to PARITY COUNT.
(b) Set PARITY ERROR switch to ON.
(c) Set $\mathrm{S} / \mathrm{S}$ CODE LEVEL switch to 8.
(d) Set ERROR COUNT INTERVAL switch to $\boldsymbol{\infty}$.
(e) Set pattern Generator for 8 -level selected character, manual character step. Set first selected character to have an odd number of Marks if the Analyzer is strapped for even parity (see 1.17), or set first selected character to have an even number of Marks if Analyzer is strapped for odd parity.
(f) On Analyzer, depress DISPLAY RESET switch to MAN and PARITY ERROR switch to RESET. PARITY ERROR indicator lamp should now be out and meter should indiate zero.
(g) On Pattern Generator, depress manual sequence switch one time.
(h) On Analyzer, PARITY ERROR indicator lamp should light.
(i) Depress PARITY ERROR switch to RESET; indicator lamp goes out.

Note: The remainder of this procedure does not apply unless optional PC-cards A3 and A4 are installed.
(j) Repeat steps (g) through (i) until meter indicates 50 and OVERFLOW indicator lamp lights.
(k) Depress DISPLAY RESET switch to MAN; meter resets to zero. Set switch to AUTO.
(l) Set ERROR COUNT INTERVAL switch to 102.
(m) Repeat steps (g) through (i) about a dozen times until COUNT COMP indicator lamp lights. Five seconds later lamp goes out and meter resets to zero.

## Bit Error Circuits Check-Out Procedure

4.07 Continue with the following procedure to check out performance of the bit error detection and counting circuits.
(a) Set MODE switch to REV.
(b) Set ERROR COUNT INTERVAL switch to $\boldsymbol{\infty}$.
(c) Adjust Pattern Generator for undistorted reversal pattern output.
(d) Set $S / S$ CODE LEVEL switch to SYNC.
(e) Momentarily depress PUSH TO SYNC pushbutton.
(f) Momentarily depress DISPLAY RESET switch to MAN. OVERFLOW and COUNT COMP indicator lamps should be out and meter should indicate zero.
(g) Introduce bit errors into signal by momentarily disconnecting the input signal line. Each time bit errors are thus caused to occur, the meter pointer should advance up scale to register the number of bit errors. When 50 errors have occurred, the OVERFLOW indicator lamp should light.
(h) Depress DISPLAY RESET switch to MAN. OVERFLOW indicator lamp should go out and meter should reset to zero.
(i) Set ERROR COUNT INTERVAL switch to 103.
(j) Depress PUSH TO SYNC switch; set DISPLAY RESET switch to MAN, and then set it to AUTO. Introduce some bit errors by disconnecting the input signal. About 14 seconds later COUNT COMP indicator lamp should light; five seconds after that it should 90 out and the meter should reset to zero.
(k) Repeat above procedure with MODE switch set to RAND and Pattern Generator adjusted for pseudo random pattern output signal.

## (C) Troubleshooting

4.08 When the Analyzer is suspected of malfunction, use the test equipment listed in 4.02 to perform the following procedure.
(a) Check that unit is being used correctly, in accordance with $2(B)$.
(b) Remove rear cover and check that all PC-cards are secure in their correct receptacles.
(c) Check that the rear-panel $1 / 4$ AMP SLO BLO fuse is good.
(d) Measure secondary voltages at test points on PC-card A2 (TP3 common):
+15 volts: TP1
-15 volts: TP4
+5 volts: TP2

Caution: Do not make voltage adjustments except in accordance with $1(F)$.
(e) Remove portable case and visually inspect unit. Check front-panel switches for damage, corrosion, and bent contacts. Check all wiring and mounted components for damage and bums.
(f) Check each PC-card by substitution. When a faulty card is found, perform steps (g) through (i) below.

Note: If substitute PC-cards are not available, perform steps (g) through (i) for each card.
(g) Use PC-card service extender to extend suspected card in its slot.
(h) Refer to appropriate schematic diagram Fig. 45 through 54), and use oscilloscope to observe waveforms shown on apron of schematic diagram.
(i) When an incorrect waveform is found, the circuit area at fault has been localized. Refer to the logic analysis of that circuit (see $3(C))$, and use the oscilloscope to isolate the trouble to a faulty integrated circuit chip.
(D) Adjustments
4.09 Because the Analyzer consists primarily of digital circuits, only the power supply adjustments, outlined in $1(F)$, are required to maintain accurate performance.


Fig. 38 - Parts Locations - PC-Card A3

## (E) Repair

4.10 Special repair procedures are outlined in 4.11 through 4.13. Replacement of PCcard parts should be accomplished in accordance with good soldering techniques.
Take the precautions necessary to prevent overheating solid-state components. In most cases, component replacement will not necessitate re-adjustment of Analyzer. If, however, components are replaced on either PC-card A2 (power supply) or A6 (D/A converter), perform the adjustment procedure outlined in 1 (F).

## Removal of Portable Case

4.11 Use the following procedure to remove portable case from chassis.
(a) Remove front cover.
(b) Remove any external wires or cables from front- and rear-panel connectors.
(c) Loosen the captive screw at each corner of rear cover and remove rear cover.
(d) Loosen the captive screw at each corner of front panel and slide case off over rear of chassis.

## Removal of Bottom Access Plate

4.12 Use following procedure to remove access plate from bottom of chassis to expose wiring to power transformers T1 and T2, filter capacitor C1, and wiring to inside of rear panel.
(a) Perform procedure in 4.11.
(b) Remove the ten flat-head screws from bottom of chassis.
(c) Lift access plate clear.

## Removal of Rear Panel Subassembly

4.13 If it becomes necessary to replace either power transformer T1 or T2 or filter capacitor $C l$ or to gain access to inside of terminal boards TB1 and TB2, perform the following procedure.
(a) Perform the procedures outlined in 4.11 and 4.12.
(b) Remove two flat-head screws from top of chassis directly over the rear panel.
(c) Rest chassis on its top.
(d) Lift subassembly out of its cavity far enough to facilitate repairs.


Fig. 39. - Parts Locations - PC-Card A4

Field Installation of Optional PC-cards A3 and A4
4.13 Install PC-cards A3 and A4 as follows:
(a) Strap PC-card A3 in accordance with 1.19 and 1.20 .
(b) Strap PC-card A8 in accordance with 1.18. (Refer to 4.11 for instructions pertaining to removal of portable case from chassis, to expose harness board.)
(c) Insert PC-cards A3 and A4 in their correct slots (ig. 34).

## (G) Field Installation of Optional Crystals

4.14 Install optional crystals Y1 through Y6 as follows:

Note: Study entire procedure before selecting crystal frequencies.
(a) Select crystals Y1 through Y6, each with a frequency factor of either 200, 3200, or 6400 times required bit rates.
(b) Remove portable case from chassis (see 4.11).
(c) Insert crystals in sockets XYl through XY6 (Fig. 34). (Sockets XYl through XY6 correspond to positions 1 through 6, respectively, on the B-range of the BIT RATE switch .)
(d) Strap PC-card Al in accordance with Fig. 5. Referring to the table associated with A1 in tig. 5, strap together the terminals listed opposite the correct division factor. (Division factor 1 applies to a crystal with a frequency factor of 200 ; division factor 16 applies to a crystal with a frequency factor of 3200 ; and division factor 32 applies to a crystal with a frequency factor of 6400.)
(e) Write in or decal positions 1 through 6, on the B-range scale of the BIT RATE switch, with the bit rates derived from crystals Y1 through Y6, respectively. (If a set of optional crystals has been supplied with a new BIT RATE switch dial, pull the old dial off the side of the shaft and snap the new one in place.)


Fig. 40 - Parts Locations - PC-Card A5


Fig. 41 - Parts Locations - PC-Card A6


Fig. 42 - Parts Locations - PC-Card A7


Fig. 43 -Parts Locations - PC-Card A8



NOTES:

1. UNLESS OTHERWISE INDICATED,

ALL RESISTANCES ARE IN OHMS,
$1 / 4 W, \pm 5 \%$ ( $K=1000$ )
ALL CAPACITANCES ARE IN UF.
ALL TRANSISTORS ARE 2 N5 222.
ALL DIODES ARE IN277.
(T) IMC 9145060

Fig. 45 - Schematic Diagram - PC-Card A1A1 (Time-Base Oscillator)

| $\begin{aligned} & \text { TEST } \\ & \text { POINT } \\ & \hline \end{aligned}$ | WAVEPORM | CONDETIONS |
| :---: | :---: | :---: |
| TPI |  | IMPUT EEGMAL: NONE 8WITCH EETITNGS: LIT RAIE: N/A |
| TP2 |  | INPUT EICMAL: NONE <br> EWITCH EETTDNCS: RIT RAJE: 75 |
| TP3 |  | INPUT GIGMLL: NONE 8WITCH 8ETTINGS: BIT RATE 75 |
| TM4 | TMA904800 | INPUT EIGNAL: NONE 8WITCH BETTINGS: Mr MATR: 75 |




| $\xrightarrow{\text { reser }}$ | nevromm | convmons |
| :---: | :---: | :---: |
| ${ }^{\text {71 }}$ |  |  |
| ${ }^{\text {T2 }}$ |  |  |
|  |  |  |
| ris | $\sqcap \underline{\square}$ <br> NOTE: Set BIT RATE switch to 1209 to obtain |  |
| ms |  |  |
| 7\% |  | INPUT SIGNAL: REV, SYNC, 4800 BPS SWITCH SEITINGS: BIT RATE: 4800 MODE: REV S/S CODE LEVEL: BYNC ERROR COUNT INTERVAL: 00 PUSE TO SYNC: DEPRESS DISPLAY RESET: MAN, THEN OFF |



|  |  |
| :---: | :---: |
|  |  |
| $-I^{-}$ |  |
| $)_{0}^{\text {senctint }}$ |  |
|  |  |
|  |  |
| $\frac{1}{2}$ |  |
| $\stackrel{.4}{\square}$ |  |



Fig. 49 - Schematic Diagram - PC-Card
Page 91

| $\underbrace{\text { misen }}$ |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

тМ 11-6625-2812-14


Fig. 50 - Schematic Diagram - PC-Card A5 (Input, Trans
Error Circuits)





|  |  |
| :---: | :---: |
|  |  |
| ${ }^{m}$ |  |
|  |  |
|  |  |
|  |  |
|  | $\begin{aligned} & \text { INPUT SIGNAL; Q-LIVIL. REV, } 2400 \text { BPS } \\ & \text { SWITCH SETINGS: } \\ & \text { BIT RAIT: 2400 } \\ & \text { S/8 CODE LVELL: } 8 \end{aligned}$ |
|  |  |





|  |  |  |
| :---: | :---: | :---: |
| ${ }^{2}$ |  |  |
| m |  | $\begin{aligned} & \text { INPUT SIGNAL: NONE } \\ & \text { SWITCH SETTINGS: } \\ & \text { BIT RATE: } 75 \\ & \text { S/S CODE LEVEL: SXNC } \end{aligned}$ |
| me |  | inPUT SIGNAL: NONE SWITCH SETTINGS: brT RAIR: 75 S/S CODE LEVEL. SYNC |
| ${ }^{\text {mis }}$ |  | INPOT SIGNAL: NONE BTT RATE: 75 S/S CODE LEVEL: SY |



Fig. 54 - Schematic Diagram - PC-Card


## APPENDIX A

## REFERENCES

DA Pan 310-4

DA Pam 310-7

TM 38-750
TM 750-244-2

Index of Technical Mamals, Technical Bulletins, Supply. Mamuals (Types 7, 8, and 9), Supply Bulletins, and Iubrication Orders<br>Military Publications: US Army Equipment Index of Modification Work Orders<br>The Army Maintenance Management System (TAMMS)<br>Procedures for Destruction of Electronics Materiel to Prevent Enemy Use (Electronics Command)

## APPENDIX B

## MAINTENANCE ALLOCATION

Section I. INTRODUCTION

## C-1. General.

This appendix provides a summary of the maintenance operations for Telegraph Data Analyzer TS-3378/G. It authorizes categories of maintenance for specific maintenance functions on repairable items and components and the tools and equipment required to perform each " functiom. This appendix may be used as an aid in planning maintenance operations.

## C-2. Maintenance Function.

Maintenance functions will be limited to and defined as follows:
a. Inspect. To determine the serviceability of an item by comparing its-physical, mechanical, and/or electrical characteristics with established standards through examination.
b. Test. To verify serviceability and to detect incipient failure by measuring the mechanical or electrical characteristics of an item and comparing those characteristics with prescribed standards.
c. Service. Operations required periodically to keep an item in proper operating condition, i.e., to clean (decontaminate), to preserve, to drain, to paint, or to replenish fuel, lubricants, hydraulic fluids, or compressed air supplies.
d. Adjust. To maintain, within prescribed limits, by bringing into proper or exact position, or by setting the operating characteristics to the specified parameters.
e. Align. To adjust specified variable elements of an item to bring about $\frac{\text { optimum }}{}$ or desired performance.
f. Calibrate. To determine and cause corrections to be made or to be adjusted on instruments or test measuring and diagnostic equipments used in precision measurement. Consists of comparisons of two instruments, one of which is a certified standard of known accuracy, to detect and adjust any discrepancy in the accuracy of the instrument being compared.

Install. The act of emplacing, seating, or fixing into position an $\frac{q_{1}}{i t}$ em, part, module (component or assembly) in a manner to allow the proper functioning of the equipment or system.
h. Replace. The act of substituting a serviceable like type part, subassembly, or module (component or assembly) for an unserviceable counterpart.
i. Repair. The application of maintenance services (inspect, test, service, adjust, align, calibrate, replace) or other maintenance actions (welding, grinding, riveting, straightening, facing, remachining, or resurfacing) to restore serviceability to an item by correcting specific damage, fault, malfunction, or failure in a part, subassembly, module (component or assembly), end item, or system.
j. Overhaul. That maintenance effort (service/action) necessary to restore an item to a completely serviceable/operational condition as prescribed by maintenance standards (i.e., DMWR) in appropriate technical publications. Overhaul is normally the highest degree of maintenance performed by the Army. Overhaul does not normally return an item to like new condition.
k. Rebuild. Consists of those services/actions necessary for the restoration of unserviceable equipment to a like new condition in accordance with original manufacturing standards. Rebuild is the highest degree of materiel maintenance applied to Army equipment. The rebuild operation includes the act of returning to zero those age measurements (hours, miles, etc.) considered in classifying Army equipments/components.

## C-3. Column Entries.

a. Column 1, Group Number. Column 1 lists group numbers, the purpose of which is to identify components, assemblies, subassemblies, and modules with the next higher assembly.
b. Column 2, Component/Assembly. Column 2 contains the noun names of components, assemblies, subassemblies, and modules for which maintenance is authorized.
C. Column 3, Maintenance Functions. Column 3 lists the functions to be performed on the item listed in column 2. When items are listed without maintenance functions, it is solely for purpose of having the group numbers in the MAC and RPSTL coincide.
d. Column 4, Maintenance Category. Column 4 specifies, by the listing of a "work time" figure in the appropriate subcolumn(s), the lowest level of maintenance authorized to perform the function listed in column 3. This figure represents the active time required to perform that maintenance function at the indicated category of maintenance. If the number or complexity of the tasks within the listed maintenance function vary at different maintenance categories, appropriate "work time" figures will be shown for each category. The number of task-hours specified by the "work time" figure represents the average time required to restore an Item (assembly, subassembly, component, module, end item or system) to a serviceable condition under typical field operating conditions. This time includes preparation time, troubleshooting time, and quality assurance/ quality control time in addition to the time required to perform the specific tasks identified for the maintenance functions authorized in the maintenance allocation chart. Subcolumns of column 4 are as follows:

## B-2

C - Operator/Crew
0 - Organizational
F - Direct Support
H - General Support
D - Depot
e. Column 5. Tools and Equipment Column 5 specifies by code, those common tool sets (not individual tools) and special tools, test, and support equipment required to perform the designated function.
f. Column 6, Remarks. Column 6 contains an alphabetic code which leads to the remark in section IV, Remarks, which is pertinent to the item opposite the particular code.

C-4. Tool and Test Equipment Requirements (Sect. III).
a. Tool or Test Equipment Reference Code. The numbers in this column coincide with the numbers used in the tools and equipment column of the MAC. The numbers indicate the applicable tool or test equipment for the maintenance functions.
b. Maintenance Category. The codes in this column indicate the maintenance category allocated the tool or test equipment.
c. Nomenclature. This column lists the noun name and nomenclature of the tools and test equipment required to perform the maintenance functions.
d. National/NATO Stock Number. This column lists the National/NATO stock number of the specific tool or test equipment.
e. Tool Number. This column lists the manufacturer's part number of the tool followed by the Federal Supply code for manufacturers (5-digit) in parentheses.

C-5. Remarks (Sect. IV).
a. Reference Code. This code refers to the appropriate item in section II, column 6.
b. Remarks. This column provides the required explanatory information necessary to clarify items appearing in section II.
B-3/(B-4 blank)

SECTION II MAINTENANCE ALLOCATION CHART
FOR
ANALYZER, DATA, TELEGRAPH TS-3378/G

| (1) GROUP NUMBER | (2) <br> COMPONENT/ASSEMBLY | (3) <br> MAINTENANCE FUNCTION | (4) MAINTENANCE CATEGORY |  |  |  |  | $\begin{aligned} & \text { (5) } \\ & \text { TOOLS } \\ & \text { AND } \\ & \text { EQPT. } \end{aligned}$ | (6) <br> REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C | 0 | F | H | 0 |  |  |
| 00 | analyzer, data, tel.garaph ts- $3378 / \mathrm{G}$ | Inspect <br> Test <br> Test <br> Service <br> Adjust <br> Repair <br> Overhaul | $\begin{aligned} & 0.2 \\ & 0.3 \\ & 0.2 \end{aligned}$ |  |  | 0.5 0.5 1.2 | 2.0 | $1,2,3$ 5 4 4 1 thru 4 | A |
| 01 | CIRCUIT CARD ASSPMBLY time base logic (al) | Test Repair |  |  |  | 0.5 0.6 |  | ${ }_{4}^{1,2,3}$ | C |
| 0101 | CIRCUIT CARD ASSEMBLY OSCHLATOR (ALAI) | Test Repair |  |  |  | 0.3 0.5 |  | ${ }_{4}^{1,2,3}$ | c |
| 02 | CIRCUIT CARD ASSEMBLY (A2) | Test Repair |  |  |  | 0.5 0.6 |  | 1,2,3 | c |
| 03 | CIRCUIT CARD ASSmbly (a3) | Test Repair |  |  |  | 0.5 0.6 |  | ${ }_{4}^{1,2,3}$ | c |
| $\mathrm{O}_{4}$ | CIRCUIT CARD ASSEMBLY ( $\mathrm{AL}_{4}$ ) | Test Repair |  |  |  | 0.5 0.6 |  | $4^{1,2,3}$ | C |
| 05 | CIRCUIT CARD ASSEMBLY (A5) | Test Repair |  |  |  | 0.5 0.6 |  | ${ }_{4}^{1,2,3}$ | c |
| 06 | CIRCUIT CARD ASSEMBLY (A6) | Test Repair |  |  |  | 0.5 0.6 |  | $\frac{1,2,3}{4}$ | c |
| 07 | CIRCUIT CARD ASS ExBLY (A7) | Test Repair |  |  |  | 0.5 0.6 |  | $\frac{1,2,3}{4}$ | C |
| 08 | CIRCUIT CARD ASSEMBLY (A8) | Test Repair |  |  |  | 0.5 0.6 |  | $\frac{1,2,3}{4}$ | c |
| 09 | CIRCUIT CARD ASSEMELY (A10) | Test Repair |  |  |  | 0.5 0.6 |  | ${ }_{4}^{1,2,3}$ | c |
| 10 | CRYSTAL BRACKET ASSEMBLY (All) | Test Repair |  |  |  | 0.5 0.6 |  | $\begin{gathered} 1,2,3 \\ 4 \end{gathered}$ | c |
| 11 | POWER SUPPLY, ANALYZER (A12) | Test Repair |  |  |  | 0.5 0.6 |  | 1,2,3 | C |

SECTION III TOOL AND TEST EQUIPMENT REQUIREMENTS FOR
ANALYZER, DATA, TELEGRAPH TS-3378/G


SECTION IV. REMARKS

| REFERENCE <br> CODE | REMARKS |
| :---: | :--- | :--- |
| A | TISUAL ONLY. |
| C | TMMPLE OPERATIONAL CHECKS. |


(

FILL IN YOUR ..... 1
UNIT'S ADDRESS
UNIT'S ADDRESS ..... 1
_ _ _ FOLD BACK ..... I
DEPARTMENT OF THE ARMY1
——_ ..... 1
OFFICIAL BUSINESS ..... 1
Commander
US Army Communications and
Electronics Materiel Readiness Command
ATTN: DRSEL-MA-Q
Fort Monmouth, New Jersey 07703

DEPARTMENT OF THE ARMYI
I
OFFICIAL BUEINESS ..... '

## Commander

US Army Communications and
Electronics Materiel Readiness Command ATTN: DRSEL-MA-Q
Fort Monmouth, New Jersey 07703

Official:
J. C. PENNINGTON

Brigadier General, United States Army
The Adjutant General

DISTRIBUTION:

## Acrive Army

| TSG (1) | WSMR (1) |
| :--- | :--- |
| USAARENBD (1) | USAERDAA (1) |
| USAINSCOM (1) | USAERDAW (1) |
| TRADOC (2) | Army Dep (1) except |
| DARCOM (2) | LBAD (10) |
| TECOM (2) | SAAD (30) |
| OS Maj Comd (2) | TOAD (14) |
| USACC (2) | SHAD (3) |
| Armies (1) | USA Dep (1) |
| USASIGS (10) | Sig Sec USA Dep (1) |
| Svc Colleges (1) | Units org under fol TOE: |
| Ft Monmouth (HISA) (33) | Units org under fol TOE: |
| Fort Huachuca (5) | $29-134(1)$ |
| Fort Gillem (10) | $29-136(1)$ |
| Fort Carson (5) | $29-207(2)$ |
| Ft Richardson (CERCOM) (1) | $29-610(2)$ |

$N G$ : None

USAR: None
For explanation of abbreviations used, see AR 310-50

## This fine document...

Was brought to you by me:


## Liberated Manuals -- free army and government manuals

Why do I do it? I am tired of sleazy CD-ROM sellers, who take publicly available information, slap "watermarks" and other junk on it, and sell it. Those masters of search engine manipulation make sure that their sites that sell free information, come up first in search engines. They did not create it... They did not even scan it... Why should they get your money? Why are not letting you give those free manuals to your friends?

I am setting this document FREE. This document was made by the US Government and is NOT protected by Copyright. Feel free to share, republish, sell and so on.

I am not asking you for donations, fees or handouts. If you can, please provide a link to liberatedmanuals.com, so that free manuals come up first in search engines:
<A HREF=http://www.liberatedmanuals.com/>Free Military and Government Manuals</A>

- Sincerely Igor Chudov
http://igor.chudov.com/
- Chicago Machinery Movers

